Datasheet

VIN
VCC
SS
OSCILLATOR
CLK
PWM
VCC/REF
UVLO
CS
RAMP
CLK + LEB
OUTA
DRIVER
OUTB
VCC
COMP
SS
UVLO
RES
CLK
8 PA
DRIVER
5V
Reference
REF
STANDBY
SHUTDOWN
SS
PWM
LOGIC
Standby
S
R
Q
AGND
PGND
+5V
Hiccup
RESTART DELAY
RT2
VCC
FB
ERROR
AMP
J
Q
Q
K
SET
CLR
SS Buffer
Shutdown
7.7V LDO
UVLO HYSTERESIS
(22PA)
RT1/SYNC
THERMAL LIMIT
(165°C)
1V
Restart
Current
Source
Logic
18 PA
5k
+5V
+5V
+5V
1.25V
1.25V
0.45V
MODE
CONTROL
LOGIC
1 PA
100 PA
0.25V
SOFT-START
SOFT-STOP
100 PA
2.0V
LM25037, LM25037-Q1
SNVS572D –JULY 2008–REVISED MARCH 2013 www.ti.com
Block Diagram
Figure 14. Simplified Block Diagram
8 Submit Documentation Feedback Copyright © 2008–2013, Texas Instruments Incorporated
Product Folder Links: LM25037 LM25037-Q1