Datasheet
LM12L458
www.ti.com
SNAS085B –JULY 1999–REVISED MARCH 2013
Digital Characteristics
The following specifications apply for V
A
+ = V
D
+ = +3.3V, unless otherwise specified. Boldface limits apply for T
A
= T
J
=
T
MIN
to T
MAX
; all other limits T
A
= T
J
= 25°C.
(1)(2)(3)
Symbol Parameter Conditions Typical
(4)
Limits
(5)
Units
V
IN(1)
Logical “1” Input Voltage V
A
+ = V
D
+ = +3.6V 2.0 V (min)
V
A
+ = V
D
+ = +3.0V ALE, 0.7
V
IN(0)
Logical “0” Input Voltage V (max)
Pin 22 0.6
1.0 μA (max)
I
IN(1)
Logical “1” Input Current V
IN
= +3.3V 0.005
2.0 μA (max)
−1.0
I
IN(0)
Logical “0” Input Current V
IN
= 0V −0.005 μA (max)
−2.0
C
IN
D0–D15 Input Capacitance 6 pF
V
A
+ = V
D
+ = 3.0V
V
OUT(1)
Logical “1” Output Voltage I
OUT
= −360 μA 2.4 V (min)
I
OUT
= −10 μA 2.85 V (min)
V
A
+ = V
D
+ = +3.0V
V
OUT(0)
Logical “0” Output Voltage I
OUT
= 1.6 mA 0.4 V (max)
I
OUT
= 10 μA 0.1 V (max)
V
OUT
= 0V −0.01 −3.0 μA (max)
I
OUT
TRI-STATE Output Leakage Current
V
OUT
= +3.3V 0.01 3.0 μA (max)
(1) Two on-chip diodes are tied to each analog input through a series resistor, as shown below. Input voltage magnitude up to 5V above
V
A
+ or 5V below GND will not damage the LM12L458. However, errors in the A/D conversion can occur if these diodes are forward
biased by more than 100 mV. As an example, if V
A
+ is 3.0 V
DC
, full-scale input voltage must be =3.1 V
DC
to ensure accurate
conversions. See Figure 3
(2) V
A
+ and V
D
+ must be connected together to the same power supply voltage and bypassed with separate capacitors at each V
+
pin to
assure conversion/comparison accuracy.
(3) Accuracy is ensured when operating at f
CLK
= 6 MHz.
(4) Typical figures are at T
A
= 25°C and represent most likely parametric norm.
(5) Limits are specified to AOQL (Average Output Quality Level).
Digital Timing Characteristics
The following specifications apply for V
A
+ = V
D
+ = +3.3V, t
r
= t
f
= 3 ns, and C
L
= 100 pF on data I/O, INT and DMARQ lines
unless otherwise specified. Boldface limits apply for T
A
= T
J
= T
MIN
to T
MAX
; all other limits T
A
= T
J
= 25°C.
(1)(2)(3)
Symbol (See
Figure 28 Figure 29 Parameter Conditions Typical
(4)
Limits
(5)
Units
Figure 30)
1, 3 CS or Address Valid to ALE Low Set-Up Time 40 ns (min)
2, 4 CS or Address Valid to ALE Low Hold Time 20 ns (min)
5 ALE Pulse Width 45 ns (min)
6 RD High to Next ALE High 35 ns (min)
7 ALE Low to RD Low 20 ns (min)
8 RD Pulse Width 100 ns (min)
9 RD High to Next RD or WR Low 100 ns (min)
10 ALE Low to WR Low 20 ns (min)
11 WR Pulse Width 60 ns (min)
12 WR High to Next ALE High 75 ns (min)
13 WR High to Next RD or WR Low 140 ns (min)
(1) Two on-chip diodes are tied to each analog input through a series resistor, as shown below. Input voltage magnitude up to 5V above
V
A
+ or 5V below GND will not damage the LM12L458. However, errors in the A/D conversion can occur if these diodes are forward
biased by more than 100 mV. As an example, if V
A
+ is 3.0 V
DC
, full-scale input voltage must be =3.1 V
DC
to ensure accurate
conversions. See Figure 3
(2) V
A
+ and V
D
+ must be connected together to the same power supply voltage and bypassed with separate capacitors at each V
+
pin to
assure conversion/comparison accuracy.
(3) Accuracy is ensured when operating at f
CLK
= 6 MHz.
(4) Typical figures are at T
A
= 25°C and represent most likely parametric norm.
(5) Limits are specified to AOQL (Average Output Quality Level).
Copyright © 1999–2013, Texas Instruments Incorporated Submit Documentation Feedback 7
Product Folder Links: LM12L458