Datasheet

VIDS
IDAC_OUT
Current
t
1
VIDA,
VIDB,
VIDC
t
2
t
3
t
4
t
1
VID[5:3] Capture
VID[2:0] Capture
t
5
t
5
t
6
t
6
IDAC_OUT Update
VID[5:3] Capture
IDAC_OUT Update
LM10010
SNVS717C –JULY 2011–REVISED MARCH 2013 www.ti.com
Electrical Characteristics (continued)
Limits in standard type are for T
J
= 25°C only. Limits appearing in boldface type apply over the full operating junction
temperature range (-40°C < T
J
< +125°C). Unless otherwise noted, specifications apply to the Typical Application Circuit. See
(1)
.
Symbol Parameter Conditions Min. Typ. Max. Units
DNL Differential non-linearity -0.25 0.06 0.25 LSB
Offset Offset current VID[5:0] = 111111b 60 nA
V
OUT_MAX
Output compliance VDD-V
IDAC_OUT
, VDD=3V 1.3 1.75 V
VID Logic Inputs
(2)
V
IL
Input voltage low 0.4 V
V
IH
Input voltage high 1.1 V
I
IL
Input current low -5 µA
I
IH
Input current high 5 µA
t
DEGLITCH
Input deglitch time 3.4 µs
t
1
VIDS delay time to VID latch VIDS rising edge 1 µs
t
2
Input hold time VIDA, VIDB, VIDC valid VIDS edge 20 µs
t
3
VIDS delay time to VID latch VIDS falling edge 1 µs
t
4
Input hold time VIDA, VIDB, VIDC valid VIDS edge 20 µs
t
5
Delay to beginning of IDAC_OUT Measured from VIDS rising edge 10 17 µs
transition
t
6
IDAC_OUT transition time Time constant for exponential rise 40 µs
(2) For VID timing, see Figure 2
Timing Diagram
Figure 2. Timing Diagram for LM10010 Communications
4 Submit Documentation Feedback Copyright © 2011–2013, Texas Instruments Incorporated
Product Folder Links: LM10010