Datasheet

EMIF_CLK
EMIF_BA[1:0]
EMIF_ADDR[12:0]
EMIF_DATA[15:0]
1
2 2
4
6
8
8
12
14
19
20
3
5
7
7
11
13
17
18
2 EM_CLK Delay
BASIC SDRAM
READ OPERATION
EMIF_nCS[0]
EMIF_nDQM[1:0]
EMIF_nRAS
EMIF_nCAS
EMIF_nWE
TMS570LS1224
www.ti.com SPNS190B –OCTOBER 2012–REVISED FEBRUARY 2015
6.14.2.2 Synchronous Timing
Figure 6-15. Basic SDRAM Read Operation
Copyright © 2012–2015, Texas Instruments Incorporated System Information and Electrical Specifications 87
Submit Documentation Feedback
Product Folder Links: TMS570LS1224