Datasheet

EMIF_nCS[3:2]
EMIF_BA[1:0]
EMIF_ADDR[12:0]
EMIF_nWE
EMIF_DATA[15:0]
EMIF_nOE
15
1
16
18
20
22
24
17
19
21
23
26
27
EMIF_nDQM[1:0]
EMIF_nCS[3:2]
11
Asserted Deasserted
2
2
EMIF_BA[1:0]
EMIF_ADDR[12:0]
EMIF_DATA[15:0]
EMIF_nOE
EMIF_WAIT
SETUP
Extended Due to EMIF_WAIT
STROBE HOLD
14
STROBE
TMS570LS1224
www.ti.com SPNS190B –OCTOBER 2012–REVISED FEBRUARY 2015
Figure 6-12. EMIFnWAIT Read Timing Requirements
Figure 6-13. Asynchronous Memory Write Timing
Copyright © 2012–2015, Texas Instruments Incorporated System Information and Electrical Specifications 83
Submit Documentation Feedback
Product Folder Links: TMS570LS1224