Datasheet

Control Registers and Control Packets www.ti.com
20.3.1.93 Transaction Parity Error Event Control Register (TERECTRL)
Figure 20-111. Transaction Parity Error Event Control Register (TERECTRL) [offset = 340h]
31 17 16
Reserved TER_ERR
R-0 R/WC-0
15 4 3 0
Reserved TER_EN
R-0 R/WP-Ah
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 20-99. Transaction Parity Error Event Control Register (TERECTRL) Field Descriptions
Bit Field Value Description
31-17 Reserved 0 Read returns 0. Writes have no effect.
16 TER_ERR Transactions parity error status.
0 Read: No error occurred.
Write: No effect.
1 Read: A transaction error has occurred
Write: Clears the bit.
15-4 Reserved 0 Read returns 0. Writes have no effect.
3-0 TER_EN Transaction error event detection enable.
5h Write: Disable transaction error event detection by DMA .
Read: Transaction error event will not be detected by DMA.
Ah Write: Enable transaction error event detection by DMA.
Read: Transaction error event will be detected by DMA.
20.3.1.94 TER Event Flag Register (TERFLAG)
Figure 20-112. TER Event Flag Register (TERFLAG) [offset = 344h]
31 0
TERE[31:0]
R/WP-0
LEGEND: R/W = Read/Write; WP = Write in privilege mode only; -n = value after reset
Table 20-100. TER Event Flag Register (TERFLAG) Field Descriptions
Bit Field Value Description
31-0 TERE[n] If the bit is set, a TER event of the corresponding channel is pending. Bit 0 corresponds to channel
0, bit 1 corresponds to channel 1, and so on.
0 Read: The associated TER Event of a channel is NOT pending.
Write: No effect
1 Read: The associated TER Event of a channel is pending.
Write: Clear this bit
762
Direct Memory Access Controller (DMA) Module SPNU562–May 2014
Submit Documentation Feedback
Copyright © 2014, Texas Instruments Incorporated