Datasheet

www.ti.com

Control Registers and Control Packets

20.3.1.81 DMA Memory Protection Region 5 Start Address Register (DMAMPR5S)

Figure 20-99. DMA Memory Protection Region 5 Start Address Register (DMAMPR5S) [offset =

1E8h]

31 0

STARTADDRESS

R/WP-0

LEGEND: R/W = Read/Write; WP = Write in privilege mode only; -n = value after reset

Table 20-87. DMA Memory Protection Region 1 Start Address Register (DMAMPR1S) Field

Descriptions

Bit Field Description

31-0 STARTADDRESS Start Address defines the address at which the region begins.

20.3.1.82 DMA Memory Protection Region 5 End Address Register (DMAMPR5E)

Figure 20-100. DMA Memory Protection Region 5 End Address Register (DMAMPR5E) [offset =

1ECh]

31 0

ENDADDRESS

R/WP-0

LEGEND: R/W = Read/Write; WP = Write in privilege mode only; -n = value after reset

Table 20-88. DMA Memory Protection Region 1 End Address Register (DMAMPR1E) Field

Descriptions

Bit Field Description

31-0 ENDADDRESS End Address defines the address at which the region ends. The end address usually is larger than the

start address for this region; otherwise the region will wrap around at the end of the address space.

755

SPNU562–May 2014 Direct Memory Access Controller (DMA) Module

Submit Documentation Feedback