Datasheet
A
B
C
D
E
F
G
H
J
K
L
M
N
P
R
T
U
V
W
19
VSS
VSS
TMS
N2HET1
[10]
MIBSPI5
NCS[0]
MIBSPI1
SIMO[0]
MIBSPI1
NENA
MIBSPI5
CLK
MIBSPI5
SIMO[0]
N2HET1
[28]
DMM_
DATA[0]
DCAN3RX
AD1EVT
AD1IN[15]
/
AD2IN[15]
AD1IN[22]
/
AD2IN[06]
AD1IN
[06]
AD1IN[11]
/
AD2IN[11]
AD2IN[24]
VSSAD
19
18
VSS
TCK
TDO
nTRST
N2HET1
[08]
MIBSPI1
CLK
MIBSPI1
SOMI[0]
MIBSPI5
NENA
MIBSPI5
SOMI[0]
N2HET1
[0]
DMM_
DATA[1]
DCAN3TX
AD1IN[24]
AD1IN[08]
/
AD2IN[08]
AD1IN[14]
/
AD2IN[14]
AD1IN[13]
/
AD2IN[13]
AD1IN
[04]
AD1IN
[02]
AD2IN[24]
18
17
TDI
nRST
EMIF_
ADDR[21]
EMIF_
nWE
MIBSPI5
SOMI[1]
DMM_
CLK
MIBSPI5
SIMO[3]
MIBSPI5
SIMO[2]
N2HET1
[31]
EMIF_
nCS[3]
EMIF_
nCS[2]
EMIF_
nCS[4]
EMIF_
nCS[0]
AD1IN[25]
AD1IN
[05]
AD1IN
[03]
AD1IN[10]
/
AD2IN[10]
AD1IN
[01]
AD1IN[09]
/
AD2IN[09]
17
16
RTCK
Reserved
EMIF_
ADDR[20]
EMIF_
BA[1]
MIBSPI5
SIMO[1]
DMM_
nENA
MIBSPI5
SOMI[3]
MIBSPI5
SOMI[2]
DMM_
SYNC
N2HET2
[08]
N2HET2
[09]
N2HET2
[10]
N2HET2
[11]
AD1IN[26]
AD1IN[23]
/
AD2IN[07]
AD1IN[12]
/
AD2IN[12]
AD1IN[19]
/
AD2IN[03]
ADREFLO
VSSAD
16
15
Reserved
Reserved
EMIF_
ADDR[19]
EMIF_
ADDR[18]
ETM
DATA[06]
ETM
DATA[05]
ETM
DATA[04]
ETM
DATA[03]
ETM
DATA[02]
ETM
DATA[16] /
EMIF_
DATA[0]
ETM
DATA[17] /
EMIF_
DATA[1]
ETM
DATA[18] /
EMIF_
DATA[2]
ETM
DATA[19] /
EMIF_
DATA[3]
AD1IN[27]
AD1IN[28]
AD1IN[21]
/
AD2IN[05]
AD1IN[20]
/
AD2IN[04]
ADREFHI
VCCAD
15
14
N2HET1
[26]
nERROR
EMIF_
ADDR[17]
EMIF_
ADDR[16]
ETM
DATA[07]
VCCIO
VCCIO
VCCIO
VCC
VCC
VCCIO
VCCIO
VCCIO
VCCIO
AD1IN[29]
AD1IN[30]
AD1IN[18]
/
AD2IN[02]
AD1IN
[07]
AD1IN
[0]
14
13
N2HET1
[17]
N2HET1
[19]
EMIF_
ADDR[15]
N2HET2
[04]
ETM
DATA[12] /
EMIF_BA[
0]
VCCIO
VCCIO
ETM
DATA[01]
AD1IN[31]
AD1IN[17]
/
AD2IN[01]
AD1IN[16]
/
AD2IN[0]
AD2IN[16]
13
12
ECLK
N2HET1
[04]
EMIF_
ADDR[14]
N2HET2
[05]
ETM
DATA[13] /
EMIF_nOE
VCCIO
VSS
VSS
VCC
VSS
VSS
VCCIO
ETM
DATA[0]
MIBSPI5
NCS[3]
AD2IN[19]
AD2IN[18]
AD2IN[17]
12
11
N2HET1
[14]
N2HET1
[30]
EMIF_
ADDR[13]
N2HET2
[06]
ETM
DATA[14] /
EMIF_
nDQM[1]
VCCIO
VSS
VSS
VSS
VSS
VSS
VCCPLL
ETM
TRACE
CTL
AD2IN[20]
AD2IN[21]
AD2IN[22]
AD2IN[23]
11
10
DCAN1TX
DCAN1RX
EMIF_
ADDR[12]
ePWM1B
ETM
DATA[15] /
EMIF_
nDQM[0]
VCC
VCC
VSS
VSS
VSS
VCC
VCC
ETM
TRACE
CLKOUT
AD2EVT
MIBSPI1
NCS[4]
MIBSPI3
NCS[0]
GIOB[3]
10
9
N2HET1
[27]
Reserved
EMIF_
ADDR[11]
ePWM1A
ETM
DATA[08] /
EMIF_
ADDR[5]
VCC
VSS
VSS
VSS
VSS
VSS
VCCIO
ETM
TRACE
CLKIN
MDCLK
MIBSPI1
NCS[5]
MIBSPI3
CLK
MIBSPI3
NENA
9
8
Reserved
Reserved
EMIF_
ADDR[10]
N2HET2[1]
ETM
DATA[09] /
EMIF_
ADDR[4]
VCCP
VSS
VSS
VCC
VSS
VSS
VCCIO
ETM
DATA[31] /
EMIF_
DATA[15]
N2HET2
[23]
MII_TXD
[0]
MIBSPI3
SOMI
MIBSPI3
SIMO
8
7
LIN1RX
LIN1TX
EMIF_
ADDR[9]
N2HET2
[2]
ETM
DATA[10] /
EMIF_
ADDR[3]
VCCIO
VCCIO
ETM
DATA[30] /
EMIF_
DATA[14]
N2HET2
[22]
MII_TX_
CLK
N2HET1
[09]
nPORRST
7
6
GIOA[4]
MIBSPI5
NCS[1]
EMIF_
ADDR[8]
N2HET2
[0]
ETM
DATA[11] /
EMIF_
ADDR[2]
VCCIO
VCCIO
VCCIO
VCCIO
VCC
VCC
VCCIO
VCCIO
VCCIO
ETM
DATA[29] /
EMIF_
DATA[13]
N2HET2
[21]
MII_RX_
DV
N2HET1
[05]
MIBSPI5
NCS[2]
6
5
GIOA[0]
GIOA[5]
EMIF_
ADDR[7]
EMIF_
ADDR[1]
ETM
DATA[20] /
EMIF_
DATA[4]
ETM
DATA[21] /
EMIF_
DATA[5]
ETM
DATA[22] /
EMIF_
DATA[6]
FLTP2
FLTP1
ETM
DATA[23] /
EMIF_
DATA[7]
ETM
DATA[24] /
EMIF_
DATA[8]
ETM
DATA[25] /
EMIF_
DATA[9]
ETM
DATA[26] /
EMIF_
DATA[10]
ETM
DATA[27] /
EMIF_
DATA[11]
ETM
DATA[28] /
EMIF_
DATA[12]
N2HET2
[20]
MII_RX_
ER
MIBSPI3
NCS[1]
N2HET1
[02]
5
4
N2HET1
[16]
N2HET1
[12]
EMIF_
ADDR[6]
EMIF_
ADDR[0]
MII_TXEN
MDIO
MII_TXD
[3]
N2HET1
[21]
N2HET1
[23]
N2HET2
[15]
N2HET2
[16]
N2HET2
[17]
N2HET2
[18]
N2HET2
[19]
EMIF_
nCAS
MII_
RXCLK
MII_RXD
[0]
MII_CRS
MII_COL
4
3
N2HET1
[29]
N2HET1
[22]
MIBSPI3
NCS[3]
N2HET2
[12]
N2HET1
[11]
MIBSPI1
NCS[1]
MIBSPI1
NCS[2]
GIOA[6]
MIBSPI1
NCS[3]
EMIF_
CLK
EMIF_
CKE
N2HET1
[25]
N2HET2
[7]
EMIF_
nWAIT
EMIF_
nRAS
MII_RXD
[1]
MII_RXD
[2]
MII_RXD
[3]
N2HET1
[06]
3
2
VSS
MIBSPI3
NCS[2]
GIOA[1]
N2HET2
[13]
N2HET2
[3]
GIOB[2]
GIOB[5]
DCAN2TX
GIOB[6]
GIOB[1]
KELVIN_
GND
GIOB[0]
N2HET1
[13]
N2HET1
[20]
MIBSPI1
NCS[0]
MII_TXD
[2]
TEST
N2HET1
[1]
VSS
2
1
VSS
VSS
GIOA[2]
N2HET2
[14]
GIOA[3]
GIOB[7]
GIOB[4]
DCAN2RX
N2HET1
[18]
OSCIN
OSCOUT
GIOA[7]
N2HET1
[15]
N2HET1
[24]
MII_TXD
[1]
N2HET1
[7]
NHET1
[03]
VSS
VSS
1
A
B
C
D
E
F
G
H
J
K
L
M
N
P
R
T
U
V
W
9
RM57L843
www.ti.com
SPNS215C –FEBRUARY 2014–REVISED JUNE 2016
Submit Documentation Feedback
Product Folder Links: RM57L843
Terminal Configuration and FunctionsCopyright © 2014–2016, Texas Instruments Incorporated
4 Terminal Configuration and Functions
4.1 ZWT BGA Package Ball-Map (337 Terminal Grid Array)
Figure 4-1. ZWT Package Pinout. Top View
Note: Balls can have multiplexed functions. See Section 4.2.2 for detailed information.