Datasheet

www.ti.com CRC Control Registers
Table 18-10. CRC Interrupt Status Register (CRC_STATUS) Field Descriptions (continued)
Bit Field Value Description
8 CH2_CCIT Channel 2 CRC Pattern Compression Complete Interrupt Status Flag. This bit is only set in
Semi-CPU mode.
User and Privileged mode (read):
0 No Compression Complete Interrupt is active
1 Compression Complete Interrupt is active
Privileged mode (write):
0 No effect
1 Bit is cleared
7-5 Reserved 0 Reads return 0. Writes have no effect.
4 CH1_TIMEOUT Channel 1 CRC Timeout Interrupt Status Flag.
User and Privileged mode (read):
0 No timeout interrupt is active
1 Timeout interrupt is active
Privileged mode (write):
0 No effect
1 Bit is cleared
3 CH1_UNDER Channel 1 Underrun Interrupt Status Flag.
User and Privileged mode (read):
0 No Underrun Interrupt is active
1 Underrun Interrupt is active
Privileged mode (write):
0 No effect
1 Bit is cleared
2 CH1_OVER Channel 1 Overrun Interrupt Status Flag.
User and Privileged mode (read):
0 No Overrun Interrupt is active
1 Overrun Interrupt is active
Privileged mode (write):
0 No effect
1 Bit is cleared
1 CH1_CRCFAIL Channel 1 CRC Compare Fail Interrupt Status Flag.
User and Privileged mode (read):
0 No CRC Fail Interrupt is active
1 CRC Fail Interrupt is active
Privileged mode (write):
0 No effect
1 Bit is cleared
0 CH1_CCIT Channel 1 CRC Pattern Compression Complete Interrupt Status Flag.
User and Privileged mode (read):
0 No Compression Complete Interrupt is active
1 Compression Complete Interrupt is active
Privileged mode (write):
0 No effect
1 Bit is cleared
629
SPNU562–May 2014 Cyclic Redundancy Check (CRC) Controller Module
Submit Documentation Feedback
Copyright © 2014, Texas Instruments Incorporated