Datasheet

RM57L843

www.ti.com

SPNS215C –FEBRUARY 2014–REVISED JUNE 2016

Submit Documentation Feedback

Product Folder Links: RM57L843

2 Revision History

This data manual revision history highlights the technical changes made to the SPNS215B device-specific

data manual to make it an SPNS215C revision. These devices are now in the Production Data (PD) stage

of development.

Changes from January 31, 2016 to June 25, 2016 (from B Revision (January 2016) to C Revision) Page

• Global: Updated/Changed the product status from Product Preview to Production Data................................... 1

• Section 1.2 (Applications): Updated/Changed section........................................................................... 2

• Table 6-13 (LPO Specifications): Updated/Changed LPO - HF oscillator, Untrimmed frequency TYP value from

"9.6" to "9" MHz ..................................................................................................................... 77

• Section 6.9.3 (Special Consideration for CPU Access Errors Resulting in Imprecise Aborts): Add missing

subsection............................................................................................................................ 95

• Added 300MHz limit to PBIST testing of ATB RAM .......................................................................... 104

• Section 6.14.1 (External Memory Interface (EMIF), Features): Updated/Changed the EMIF asynchronous

memory maximum addressable size from "32KB" to "16MB" each......................................................... 108

• Section 6.14 (External Memory Interface (EMIF)): Added 32-bit access note using a 16-bit EMIF interface. ........ 108

• Added "Commonly caused by ..." statement for clarification................................................................. 129

• Table 6-56 (ETMTRACECLK Timing): Restructured timing table formatting to standards............................... 147

• Table 7-7, (eCAPx Clock Enable Control): Updated/Changed "ePWM" to "eCAP" in the MODULE INSTANCE

column............................................................................................................................... 160

• Table 7-11, (eQEPx Clock Enable Control): Updated/Changed "ePWM" to "eQEP" in the MODULE INSTANCE

column............................................................................................................................... 162

• Table 7-16 (MibADC1 Event Trigger Selection): Added lead-in paragraph referencing the able ....................... 164

• (MibADC1 Event Trigger Hookup): NOTE: Added new paragraph ......................................................... 166

• Table 7-17 (MibADC2 Event Trigger Selection): Added lead-in paragraph referencing the able ....................... 166

• Section 7.4.2.3 (Controlling ADC1 and ADC2 Event Trigger Options Using SOC Output from ePWM Modules):

Updated/Changed the names of the four ePWM signals that event trigger the ADC .................................... 168

• Table 7-22 (MibADC Operating Characteristics Over 3.0 V to 3.6 V Operating Conditions): Updated/Changed

the 10- and 12-bit mode formulas to be superscript power of 2 values .................................................... 173

• Table 7-23 (MibADC Operating Characteristics Over 3.6 V to 5.25 V Operating Conditions): Updated/Changed

the 10- and 12-bit mode formulas to be superscript power of 2 values .................................................... 173

• Figure 9-1 (RM57L843 Device Numbering Conventions): Updated/Changed image..................................... 209