Datasheet

0
Diagnostic
Logic
MPU Register
Block
Address and Access
Permission Comparator 7
Error Pulse
and
Response
Generation
...
...
Input Bus Master Interface
Output Bus Interconnect
Interface
Priority
Mux
Priority
Mux
fail
control
Diag mode
Int addr
Error
www.ti.com Overview
11.1.3 Block Diagram
Figure 11-1 shows the block diagram of NMPU.
Figure 11-1. NMPU Block Diagram
443
SPNU562–May 2014 System Memory Protection Unit (NMPU)
Submit Documentation Feedback
Copyright © 2014, Texas Instruments Incorporated