Datasheet

www.ti.com

PBIST Control Registers

9.5.12 RAM Info Mask Lower Register (RINFOL)

This register is to select RAM groups to run the algorithms selected in the ALGO register. For an algorithm

to be executed on a particular RAM group, the corresponding bit in this register must be set to ‘1’. The

default value of this register is all ‘ 1’s, which means all the RAM Groups are selected. Figure 9-18 and

Table 9-17 illustrate this register.

The information from this register is used only when bit 0 in OVER register is not set.

Figure 9-18. RAM Info Mask Lower Register (RINFOL) [offset = 01C8h]

31 24 23 16

RINFOL3 RINFOL2

R/W-FFh R/W-FFh

15 8 7 0

RINFOL1 RINFOL0

R/W-FFh R/W-FFh

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 9-17. RAM Info Mask Lower Register (RINFOL) Field Descriptions

Bit Field Value Description

31 0 RAM Group 32 is not selected

1 Selects group 32 for PBIST run

30 0 RAM Group 31 is not selected

1 Selects RAM group 31 for PBIST run

: :

0 0 RAM Group 1 is not selected

1 Selects RAM Group 1 for PBIST run

31-0 0 None of the RAM Groups 1 to 32 are selected

NOTE: Please refer to Table 2-5 for RAM info groups.

407

SPNU562–May 2014 Programmable Built-In Self-Test (PBIST) Module

Submit Documentation Feedback