Datasheet

PBIST Control Registers

www.ti.com

9.5.5 Override Register (OVER)

Functionality of the register is described in Figure 9-7 and Table 9-6.

Figure 9-7. Override Register (OVER) [offset = 0188h]

31 16

Reserved

R-0

15 3 2 1 0

Reserved Reserved OVER0

R-0 R-0 R/W-1

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 9-6. Override Register (OVER) Field Descriptions

Bit Field Value Description

31-3 Reserved 0 Read returns 0. Writes have no effect.

2-1 Reserved 0 Reserved. This bit must not be changed from its default value of 0.

0 OVER0 RINFO Override Bit

0 The RAM info registers RINFOL and RINFOU are used to select the memories for test

1 The memory information available from ROM will override the RAM selection from the RAM info

registers RINFOL and RINFOU.

• OVER0

While doing ROM-based testing, each algorithm downloaded from the ROM has a memory mask

associated with it that defines the applicable memory groups the algorithm will be run on. By default, this

bit is set to 1, which means the memory mask that is downloaded from the ROM will overwrite the RAM

info registers. The override bit can be reset by writing a 0 to it. In this case, the application can select the

RAM groups to be tested by configuring the RAM info registers.

NOTE: When this override bit = 0, each algorithm selected in ALGO register will run on each RAM

selected in RINFOL and RINFOU register. It must be ensured that:

1. Only the same type of memories (single port or two port) are selected, and

2. Only memories that are valid for all algorithms enabled via the ALGO register

are selected.

If the above two requirements are not met, the memory self-test will fail.

400

Programmable Built-In Self-Test (PBIST) Module SPNU562–May 2014

Submit Documentation Feedback