Datasheet

Flash Control Registers
www.ti.com
7.11.28 Lower Word of Reset Configuration Read Register (RCR_VALUE0)
When L2FMC completes the implicit read, it populates this register with the lower 32 bits of the data. This
is useful to perform a software diagnostic of the SECDED module
Figure 7-37. Lower Word of Reset Configuration Read Register (RCR_VALUE0) (offset = D0h)
31 19 17 16
RCR_VALUE[31:16]
R-u
15 0
RCR_VALUE[15:0]
R-u
LEGEND: R/W = Read/Write; R = Read only; WP=Write in Privilege Mode; -n = value after reset
Table 7-40. Lower Word of Reset Configuration Read Register (RCR_VALUE0) Field Descriptions
Bit Field Value Description
31-0 RCR_VALUE[31:0] 0 Value of the lower 32 bits of the implicit read. Valid only if RCR_VALID is set.
7.11.29 Upper Word of Reset Configuration Read Register (RCR_VALUE1)
When L2FMC completes the implicit read, it populates this register with the upper 32 bits of the data. This
is useful to perform a software diagnostic of the SECDED module
Figure 7-38. Upper Word of Reset Configuration Read Register (RCR_VALUE1) (offset = D4h)
31 19 17 16
RCR_VALUE[63:48]
R-u
15 0
RCR_VALUE[47:32]
R-u
LEGEND: R/W = Read/Write; R = Read only; WP=Write in Privilege Mode; -n = value after reset
Table 7-41. Upper Word of Reset Configuration Read Register (RCR_VALUE1) Field Descriptions
Bit Field Value Description
31-0 RCR_VALUE[63:32] Varies with device Value of the upper 32 bits of the implicit read. Valid only if RCR_VALID is set.
362
F021 Level 2 Flash Module Controller (L2FMC) SPNU562May 2014
Submit Documentation Feedback
Copyright © 2014, Texas Instruments Incorporated