Datasheet

www.ti.com IOMM Registers
6.7.5 ERR_RAW_STATUS_REG: Error Raw Status / Set Register
This register shows the status of the error conditions (before enabling) and allows setting the error status.
Figure 6-14. ERR_RAW_STATUS_REG: Error Raw Status / Set Register (Offset = E0h)
31 8
Reserved
R-0
7 2 1 0
Reserved ADDR_ERR PROT_ERR
R-0 R/WP-0 R/WP-0
LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset
Table 6-17. Error Raw Status / Set Register Field Descriptions
Bit Field Value Description
31-2 Reserved 0 Read returns zeros, writes have no effect.
1 ADDR_ERR Addressing Error Status. An Addressing Error occurs when an unimplemented location inside the IOMM
register frame is accessed.
0 Read: Addressing Error has not occurred.
Write: Writing 0 has no effect.
1 Read: Addressing Error has been detected.
Write: Addressing Error status is set.
0 PROT_ERR Protection Error Status. A Protection Error occurs when any control register inside the IOMM is written
in the CPU's user mode of operation.
0 Read: Protection Error has not occurred.
Write: Writing 0 has no effect.
1 Read: Protection Error has been detected.
Write: Protection Error status is set.
315
SPNU562–May 2014 I/O Multiplexing and Control Module (IOMM)
Submit Documentation Feedback
Copyright © 2014, Texas Instruments Incorporated