Datasheet
www.ti.com
PMM Registers
5.4.11 Global Control Register 1 (GLOBALCTRL1)
Figure 5-13. Global Control Register 1 (GLOBALCTRL1) (offset = A0h)
31 16
Reserved
R-0
15 9 8
Reserved PMCTRL PWRDN
R-0 R/WP-0
7 1 0
Reserved AUTO CLK WAKE ENA
R-0 R/WP-0
LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset
Table 5-12. Global Control Register 1 (GLOBALCTRL1) Field Descriptions
Bit Field Value Description
31-9 Reserved 0 Read returns 0. Writes have no effect.
8 PMCTRL PWRDN PMC/PSCON Power Down
Read in User and Privileged Mode returns current value of PMCTRL PWRDN. Write in
Privileged mode only.
0 Enable the clock to pmctrl_wakeup block.
1 Disable the clock to pmctrl_wakeup block, which contains PMC and all PSCONs.
7-1 Reserved 0 Read returns 0. Writes have no effect.
0 AUTO CLK WAKE ENA Automatic Clock Enable on Wake Up
Read in User and Privileged Mode returns current value of AUTO CLK WAKE ENA. Write in
Privileged mode only.
0 Disable automatic clock wake up. The application must enable clocks by clearing the correct
bit in the PDCLK_DIS register.
1 Enable automatic clock wake up when a power domain transitions to Active state.
281
SPNU562–May 2014 Power Management Module (PMM)
Submit Documentation Feedback
Copyright © 2014, Texas Instruments Incorporated