Datasheet

www.ti.com PMM Registers
5.4.3 Power Domain Clock Disable Register (PDCLKDISREG)
The default values of the control fields are determined by the device reset configuration word stored in the
TI-OTP region of flash bank 0.
Figure 5-5. Power Domain Clock Disable Register (PDCLKDISREG) (offset = 20h)
31 8
Reserved
R-0
7 5 4 3 2 1 0
Reserved PDCLK_DIS[4] PDCLK_DIS[3] PDCLK_DIS[2] PDCLK_DIS[1] PDCLK_DIS[0]
R-0 R/WP-n R/WP-n R/WP-n R/WP-n R/WP-n
LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset
Table 5-4. Power Domain Clock Disable Register (PDCLKDISREG) Field Descriptions
Bit Field Value Description
31-5 Reserved 0 Read returns 0. Writes have no effect.
4 PDCLK_DIS[4] Read in User and Privileged Mode returns the current value of PDCLK_DIS[4]. Write in Privileged
Mode only.
0 Enable clocks to logic power domain PD6
1 Disable clocks to logic power domain PD6
3 PDCLK_DIS[3] Read in User and Privileged Mode returns the current value of PDCLK_DIS[3]. Write in Privileged
Mode only.
0 Enable clocks to logic power domain PD5
1 Disable clocks to logic power domain PD5
2 PDCLK_DIS[2] Read in User and Privileged Mode returns the current value of PDCLK_DIS[2]. Write in Privileged
Mode only
0 Enable clocks to logic power domain PD4
1 Disable clocks to logic power domain PD4
1 PDCLK_DIS[1] Read in User and Privileged Mode returns the current value of PDCLK_DIS[1]. Write in Privileged
Mode only.
0 Enable clocks to logic power domain PD3
1 Disable clocks to logic power domain PD3
0 PDCLK_DIS[0] Read in User and Privileged Mode returns the current value of PDCLK_DIS[0]. Write in Privileged
Mode only.
0 Enable clocks to logic power domain PD2
1 Disable clocks to logic power domain PD2
273
SPNU562–May 2014 Power Management Module (PMM)
Submit Documentation Feedback
Copyright © 2014, Texas Instruments Incorporated