Datasheet

System and Peripheral Control Registers

www.ti.com

2.5.3.38 Privileged Peripheral Extended Frame n MasterID Protection Register_L/H (PPSE[1-

31]MSTID_L/H)

Figure 2-109. Privileged Peripheral Extended Frame n MasterID Protection Register_L/H

(PPSEnMSTID_L/H) (offset = 448h-53Ch)

31 16

PPSEn_QUAD3_MSTID or PPSEn_QUAD1_MSTID

R/WP-FFFFh

15 0

PPSEn_QUAD2_MSTID or PPSEn_QUAD0_MSTID

R/WP-FFFFh

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset

Table 2-123. Privileged Peripheral Extended Frame n MasterID Protection Register_L/H

(PPSEnMSTID_L/H)

Field Descriptions

Bit Field Value Description

31-16 PPSEn_QUAD3_MSTID n: 1 to 31. L: quadrant0 and quadrant1. H: quadrant2 and quadrant3.

or MasterID filtering for Quadrant 3 of PPSE[n] or Quadrant 1 of PPSE[n]

PPSEn_QUAD1_MSTID

0 Read: The corresponding master-id is not permitted to access the peripheral

Write: Disable the permission of the corresponding master to access the peripheral

1 Read: The corresponding master-id is permitted to access the peripheral

Write: Enable the permission of the corresponding master to access the peripheral

15-0 PPSEn_QUAD2_MSTID MasterID filtering for Quadrant 2 of PPSE[n] or Quadrant 0 of PPSE[n]

0 Read: The corresponding master-id is not permitted to access the peripheral

PPSEn_QUAD0_MSTID

Write: Disable the permission of the corresponding master to access the peripheral

1 Read: The corresponding master-id is permitted to access the peripheral

Write: Enable the permission of the corresponding master to access the peripheral

234

Architecture SPNU562–May 2014

Submit Documentation Feedback