Datasheet

www.ti.com
System and Peripheral Control Registers
2.5.3.31 Peripheral Frame 0 MasterID Protection Register_H (PS0MSTID_H)
Figure 2-102. Peripheral Frame 0 MasterID Protection Register_H (PS0MSTID_H)
(offset = 304h)
31 16
PS0_QUAD3_MSTID
R/WP-FFFFh
15 0
PS0_QUAD2_MSTID
R/WP-FFFFh
LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset
Table 2-116. Peripheral Frame 0 MasterID Protection Register_H (PS0MSTID_H)
Field Descriptions
Bit Field Value Description
31-16 PS0_QUAD3_MSTID MasterID filtering for Quadrant 3 of PS[0].
0 Read: The corresponding master-id is not permitted to access the peripheral
Write: Disable the permission of the corresponding master to access the peripheral
1 Read: The corresponding master-id is permitted to access the peripheral
Write: Enable the permission of the corresponding master to access the peripheral
15-0 PS0_QUAD2_MSTID MasterID filtering for Quadrant 2 of PS[0].
0 Read: The corresponding master-id is not permitted to access the peripheral
Write: Disable the permission of the corresponding master to access the peripheral
1 Read: The corresponding master-id is permitted to access the peripheral
Write: Enable the permission of the corresponding master to access the peripheral
227
SPNU562May 2014 Architecture
Submit Documentation Feedback
Copyright © 2014, Texas Instruments Incorporated