Datasheet

System and Peripheral Control Registers www.ti.com
2.5.1.16 GCLK, HCLK, VCLK, and VCLK2 Source Register (GHVSRC)
The GHVSRC register, shown in Figure 2-23 and described in Table 2-35, controls the clock source
configuration for the GCLK, HCLK, VCLK and VCLK2 clock domains.
Figure 2-23. GCLK, HCLK, VCLK, and VCLK2 Source Register (GHVSRC) (offset = 48h)
31 28 27 24 23 20 19 16
Reserved GHVWAKE Reserved HVLPM
R-0 R/WP-0 R-0 R/WP-0
15 4 3 0
Reserved GHVSRC
R-0 R/WP-0
LEGEND: R = Read only; R/W = Read/Write; WP = Write in privileged mode only; -n = value after reset
Table 2-35. GCLK, HCLK, VCLK, and VCLK2 Source Register (GHVSRC) Field Descriptions
Bit Field Value Description
31-28 Reserved 0 Read returns 0. Writes have no effect.
27-24 GHVWAKE GCLK, HCLK, VCLK source on wakeup.
0 Clock source0 is the source for GCLK, HCLK, VCLK on wakeup.
1h Clock source1 is the source for GCLK, HCLK, VCLK on wakeup.
2h Clock source2 is the source for GCLK, HCLK, VCLK on wakeup.
3h Clock source3 is the source for GCLK, HCLK, VCLK on wakeup.
4h Clock source4 is the source for GCLK, HCLK, VCLK on wakeup.
5h Clock source5 is the source for GCLK, HCLK, VCLK on wakeup.
6h Clock source6 is the source for GCLK, HCLK, VCLK on wakeup.
7h Clock source7 is the source for GCLK, HCLK, VCLK on wakeup.
8h-Fh Reserved - These values should not be used.
23-20 Reserved 0 Read returns 0. Writes have no effect.
19-16 HVLPM HCLK, VCLK, VCLK2 source on wakeup when GCLK1 is turned off.
0 Clock source0 is the source for HCLK, VCLK, VCLK2 on wakeup.
1h Clock source1 is the source for HCLK, VCLK, VCLK2 on wakeup.
2h Clock source2 is the source for HCLK, VCLK, VCLK2 on wakeup.
3h Clock source3 is the source for HCLK, VCLK, VCLK2 on wakeup.
4h Clock source4 is the source for HCLK, VCLK, VCLK2 on wakeup.
5h Clock source5 is the source for HCLK, VCLK, VCLK2 on wakeup.
6h Clock source6 is the source for HCLK, VCLK, VCLK2 on wakeup.
7h Clock source7 is the source for HCLK, VCLK, VCLK2 on wakeup.
8h-Fh Reserved - These values should not be used.
15-4 Reserved 0 Read returns 0. Writes have no effect.
3-0 GHVSRC GCLK, HCLK, VCLK, VCLK2 current source.
Note: The GHVSRC[3-0] bits are updated with the HVLPM[3-0] setting when GCLK is turned
off, and are updated with the GHVWAKE[3-0] setting on system wakeup.
0 Clock source0 is the source for GCLK, HCLK, VCLK, VCLK2 on wakeup.
1h Clock source1 is the source for GCLK, HCLK, VCLK, VCLK2 on wakeup.
2h Clock source2 is the source for GCLK, HCLK, VCLK, VCLK2 on wakeup.
3h Clock source3 is the source for GCLK, HCLK, VCLK, VCLK2 on wakeup.
4h Clock source4 is the source for GCLK, HCLK, VCLK, VCLK2 on wakeup.
5h Clock source5 is the source for GCLK, HCLK, VCLK, VCLK2 on wakeup.
6h Clock source6 is the source for GCLK, HCLK, VCLK, VCLK2 on wakeup.
7h Clock source7 is the source for GCLK, HCLK, VCLK, VCLK2 on wakeup.
8h-Fh Reserved - These values should not be used.
154
Architecture SPNU562–May 2014
Submit Documentation Feedback
Copyright © 2014, Texas Instruments Incorporated