Datasheet

www.ti.com Memory Organization
Table 2-2. Module Registers / Memories Memory Map (continued)
Address Range Response for
Access to
Unimplemented
Memory Locations in
Target Name Select Start End Frame Size Actual Size Frame
CTI1 CSCS[7] 0xFFA0_7000 0xFFA0_7FFF 4kB 4kB Reads return
zeros, writes
have no effect
CTI2 CSCS[8] 0xFFA0_8000 0xFFA0_8FFF 4kB 4kB Reads return
zeros, writes
have no effect
CTI3 CSCS[9] 0xFFA0_9000 0xFFA0_9FFF 4kB 4kB Reads return
zeros, writes
have no effect
CTI4 CSCS[10] 0xFFA0_A000 0xFFA0_AFFF 4kB 4kB Reads return
zeros, writes
have no effect
CSTF CSCS[11] 0xFFA0_B000 0xFFA0_BFFF 4kB 4kB Reads return
zeros, writes
have no effect
Registers under PCR3 (Peripheral Segment 3)
PCR3 registers PS[31:30] 0xFFF7_8000 0xFFF7_87FF 2kB 2kB Reads return
zeros, writes
have no effect
HTU1 PS[22] 0xFFF7_A400 0xFFF7_A4FF 256B 256B Abort
HTU2 PS[22] 0xFFF7_A500 0xFFF7_A5FF 256B 256B Abort
NHET1 PS[17] 0xFFF7_B800 0xFFF7_B8FF 256B 256B Reads return
zeros, writes
have no effect
NHET2 PS[17] 0xFFF7_B900 0xFFF7_B9FF 256B 256B Reads return
zeros, writes
have no effect
GIO PS[16] 0xFFF7_BC00 0xFFF7_BCFF 256B 256B Reads return
zeros, writes
have no effect
MIBADC1 PS[15] 0xFFF7_C000 0xFFF7_C1FF 512B 512B Reads return
zeros, writes
have no effect
MIBADC2 PS[15] 0xFFF7_C200 0xFFF7_C3FF 512B 512B Reads return
zeros, writes
have no effect
I2C1 PS[10] 0xFFF7_D400 0xFFF7_D4FF 256B 256B Reads return
zeros, writes
have no effect
I2C2 PS[10] 0xFFF7_D500 0xFFF7_D5FF 256B 256B Reads return
zeros, writes
have no effect
DCAN1 PS[8] 0xFFF7_DC00 0xFFF7_DDFF 512B 512B Reads return
zeros, writes
have no effect
DCAN2 PS[8] 0xFFF7_DE00 0xFFF7_DFFF 512B 512B Reads return
zeros, writes
have no effect
DCAN3 PS[7] 0xFFF7_E000 0xFFF7_E1FF 512B 512B Reads return
zeros, writes
have no effect
DCAN4 PS[7] 0xFFF7_E200 0xFFF7_E3FF 512B 512B Reads return
zeros, writes
have no effect
115
SPNU562–May 2014 Architecture
Submit Documentation Feedback
Copyright © 2014, Texas Instruments Incorporated