Datasheet

www.ti.com
29-3. SCI Control Registers Summary ...................................................................................... 1454
29-4. SCI Global Control Register 0 (SCIGCR0) Fied Descriptions..................................................... 1455
29-5. SCI Global Control Register 1 (SCIGCR1) Field Descriptions .................................................... 1456
29-6. SCI Set Interrupt Register (SCISETINT) Field Descriptions....................................................... 1459
29-7. SCI Clear Interrupt Register (SCICLEARINT) Field Descriptions................................................. 1461
29-8. SCI Set Interrupt Level Register (SCISETINTLVL) Field Descriptions........................................... 1463
29-9. SCI Clear Interrupt Level Register (SCICLEARINTLVL) Field Descriptions .................................... 1464
29-10. SCI Flags Register (SCIFLR) Field Descriptions.................................................................... 1466
29-11. SCI Receiver Status Flags ............................................................................................ 1469
29-12. SCI Transmitter Status Flags ......................................................................................... 1469
29-13. SCI Interrupt Vector Offset 0 (SCIINTVECT0) Field Descriptions ................................................ 1470
29-14. SCI Interrupt Vector Offset 1 (SCIINTVECT1) Field Descriptions ................................................ 1470
29-15. SCI Format Control Register (SCIFORMAT) Field Descriptions.................................................. 1471
29-16. Baud Rate Selection Register (BRS) Field Descriptions .......................................................... 1472
29-17. Comparative Baud Values for Different P Values, Asynchronous Mode ........................................ 1472
29-18. Receiver Emulation Data Buffer (SCIED) Field Descriptions...................................................... 1473
29-19. Receiver Data Buffer (SCIRD) Field Descriptions .................................................................. 1473
29-20. Transmit Data Buffer Register (SCITD) Field Descriptions........................................................ 1474
29-21. SCI Pin I/O Control Register 0 (SCIPIO0) Field Descriptions ..................................................... 1474
29-22. SCI Pin I/O Control Register 1 (SCIPIO1) Field Descriptions ..................................................... 1475
29-23. SCITX Pin Control ...................................................................................................... 1475
29-24. SCIRX Pin Control ..................................................................................................... 1475
29-25. SCI Pin I/O Control Register 2 (SCIPIO2) Field Descriptions .................................................... 1476
29-26. SCI Pin I/O Control Register 3 (SCIPIO3) Field Descriptions .................................................... 1477
29-27. SCI Pin I/O Control Register 4 (SCIPIO4) Field Descriptions .................................................... 1478
29-28. SCI Pin I/O Control Register 5 (SCIPIO5) Field Descriptions .................................................... 1479
29-29. SCI Pin I/O Control Register 6 (SCIPIO6) Field Descriptions ..................................................... 1480
29-30. SCI Pin I/O Control Register 7 (SCIPIO7) Field Descriptions ..................................................... 1481
29-31. SCI Pin I/O Control Register 8 (SCIPIO8) Field Descriptions .................................................... 1481
29-32. Input/Output Error Enable Register (IODFTCTRL) Field Descriptions ........................................... 1482
29-33. Input Buffer, Output Buffer, and Pull Control Behavior as GPIO Pins ........................................... 1485
30-1. Ways to Generate a NACK Bit ........................................................................................ 1494
30-2. Interrupt Requests Generated by I2C Module....................................................................... 1499
30-3. I2C Control Registers................................................................................................... 1502
30-4. I2C Own Address Manager Register (I2COAR) Field Descriptions .............................................. 1503
30-5. Correct Mode for OA Bits .............................................................................................. 1503
30-6. I2C Interrupt Mask Register (I2CIMR) Field Descriptions.......................................................... 1504
30-7. I2C Status Register (I2CSTR) Field Descriptions................................................................... 1505
30-8. I2C Clock Divider Low Register (I2CCKL) Field Descriptions..................................................... 1508
30-9. I2C Clock Control High Register (I2CCKH) Field Descriptions ................................................... 1508
30-10. I2C Data Count Register (I2CCNT) Field Descriptions............................................................. 1509
30-11. I2C Data Receive Register (I2CDRR) Field Descriptions.......................................................... 1509
30-12. I2C Slave Address Register (I2CSAR) Field Descriptions......................................................... 1510
30-13. Correct Mode for SA Bits............................................................................................... 1510
30-14. I2C Data Transmit Register (I2CDXR) Field Descriptions ......................................................... 1510
30-15. I2C Mode Register (I2CMDR) Field Descriptions................................................................... 1511
30-16. I2C Module Condition, Bus Activity, and Mode...................................................................... 1513
30-17. I2C Module Operating Modes ......................................................................................... 1513
30-18. Number of Bits Sent on Bus ........................................................................................... 1513
87
SPNU562–May 2014 List of Tables
Submit Documentation Feedback
Copyright © 2014, Texas Instruments Incorporated