Datasheet

www.ti.com
28-2. Superfractional Bit Modulation for SCI Mode (Maximum Configuration) ........................................ 1351
28-3. SCI Mode (Minimum Configuration) .................................................................................. 1351
28-4. SCI/LIN Interrupts ....................................................................................................... 1358
28-5. Response Length Info Using IDBYTE Field Bits [5:4] for LIN Standards Earlier than 1.3..................... 1365
28-6. Response Length with SCIFORMAT[18:16] Programming ........................................................ 1365
28-7. Superfractional Bit Modulation for LIN Master Mode and Slave Mode .......................................... 1367
28-8. Timeout Values in T
bit
Units ............................................................................................ 1374
28-9. Input Buffer, Output Buffer, and Pull Control Behavior as GPIO Pins ........................................... 1387
28-10. SCI/LIN Control Registers.............................................................................................. 1388
28-11. SCI Global Control Register 0 (SCIGCR0) Field Descriptions .................................................... 1389
28-12. SCI Global Control Register 1 (SCIGCR1) Field Descriptions .................................................... 1390
28-13. SCI Receiver Status Flags ............................................................................................. 1393
28-14. SCI Transmitter Status Flags .......................................................................................... 1393
28-15. SCI Global Control Register 2 (SCIGCR2) Field Descriptions .................................................... 1394
28-16. SCI Set Interrupt Register (SCISETINT) Field Descriptions....................................................... 1396
28-17. SCI Clear Interrupt Register (SCICLEARINT) Field Descriptions................................................. 1399
28-18. SCI Set Interrupt Level Register (SCISETINTLVL) Field Descriptions........................................... 1402
28-19. SCI Clear Interrupt Level Register (SCICLEARINTLVL) Field Descriptions .................................... 1405
28-20. SCI Flags Register (SCIFLR) Field Descriptions.................................................................... 1408
28-21. SCI Interrupt Vector Offset 0 (SCIINTVECT0) Field Descriptions ................................................ 1415
28-22. SCI Interrupt Vector Offset 1 (SCIINTVECT1) Field Descriptions ................................................ 1415
28-23. SCI Format Control Register (SCIFORMAT) Field Descriptions.................................................. 1416
28-24. Baud Rate Selection Register (BRS) Field Descriptions........................................................... 1417
28-25. Comparative Baud Values for Different P Values, Asynchronous Mode ........................................ 1418
28-26. Receiver Emulation Data Buffer (SCIED) Field Descriptions...................................................... 1419
28-27. Receiver Data Buffer (SCIRD) Field Descriptions .................................................................. 1419
28-28. Transmit Data Buffer Register (SCITD) Field Descriptions........................................................ 1420
28-29. SCI Pin I/O Control Register 0 (SCIPIO0) Field Descriptions ..................................................... 1420
28-30. SCI Pin I/O Control Register 1 (SCIPIO1) Field Descriptions ..................................................... 1421
28-31. LINTX Pin Control ...................................................................................................... 1421
28-32. LINRX Pin Control ...................................................................................................... 1421
28-33. SCI Pin I/O Control Register 2 (SCIPIO2) Field Descriptions .................................................... 1422
28-34. SCI Pin I/O Control Register 3 (SCIPIO3) Field Descriptions .................................................... 1423
28-35. SCI Pin I/O Control Register 4 (SCIPIO4) Field Descriptions .................................................... 1424
28-36. SCI Pin I/O Control Register 5 (SCIPIO5) Field Descriptions .................................................... 1425
28-37. SCI Pin I/O Control Register 6 (SCIPIO6) Field Descriptions ..................................................... 1426
28-38. SCI Pin I/O Control Register 7 (SCIPIO7) Field Descriptions ..................................................... 1427
28-39. SCI Pin I/O Control Register 8 (SCIPIO8) Field Descriptions .................................................... 1428
28-40. LIN Compare Register (LINCOMPARE) Field Descriptions ....................................................... 1429
28-41. LIN Receive Buffer 0 Register (LINRD0) Field Descriptions ...................................................... 1430
28-42. LIN Receive Buffer 1 Register (RD1) Field Descriptions........................................................... 1431
28-43. LIN Mask Register (LINMASK) Field Descriptions.................................................................. 1432
28-44. LIN Identification Register (LINID) Field Descriptions .............................................................. 1433
28-45. LIN Transmit Buffer 0 Register (LINTD0) Field Descriptions ...................................................... 1434
28-46. LIN Transmit Buffer 1 Register (LINTD1) Field Descriptions ...................................................... 1434
28-47. Maximum Baud Rate Selection Register (MBRS) Field Descriptions ............................................ 1435
28-48. Input/Output Error Enable Register (IODFTCTRL) Field Descriptions ........................................... 1436
29-1. SCI Interrupts ............................................................................................................ 1448
29-2. DMA and Interrupt Requests in Multiprocessor Modes ............................................................ 1449
86
List of Tables SPNU562–May 2014
Submit Documentation Feedback
Copyright © 2014, Texas Instruments Incorporated