Datasheet

www.ti.com
26-1. Parameters of the CAN Bit Time...................................................................................... 1147
26-2. Message Object Field Descriptions ................................................................................... 1154
26-3. Message RAM Addressing in Debug/Suspend and RDA Mode .................................................. 1156
26-4. Message Interface Register Sets 1 and 2 ........................................................................... 1159
26-5. Message Interface Register 3 ......................................................................................... 1161
26-6. DCAN Control Registers ............................................................................................... 1180
26-7. CAN Control Register (DCAN CTL) Field Descriptions ............................................................ 1182
26-8. Error and Status Register (DCAN ES) Field Descriptions ......................................................... 1185
26-9. Error Counter Register (DCAN ERRC) Field Descriptions......................................................... 1187
26-10. Bit Timing Register (DCAN BTR) Field Descriptions ............................................................... 1188
26-11. Interrupt Register (DCAN INT) Field Descriptions .................................................................. 1189
26-12. Test Register (DCAN TEST) Field Descriptions .................................................................... 1190
26-13. Parity Error Code Register (DCAN PERR) Field Descriptions .................................................... 1191
26-14. ECC Diagnostic Register (DCAN ECCDIAG) Field Descriptions ................................................. 1191
26-15. ECC Diagnostic Status Register (DCAN ECCDIAG STAT) Field Descriptions ................................. 1192
26-16. ECC Control and Status Register (DCAN ECC CS) Field Descriptions ......................................... 1193
26-17. ECC Single Bit Error Code Register (DCAN ECC SERR) Field Descriptions................................... 1194
26-18. Auto-Bus-On Time Register (DCAN ABOTR) Field Descriptions................................................. 1195
26-19. Transmission Request Registers Field Descriptions ............................................................... 1196
26-20. New Data Registers Field Descriptions .............................................................................. 1198
26-21. Interrupt Pending Registers Field Descriptions...................................................................... 1200
26-22. Message Valid Registers Field Descriptions......................................................................... 1202
26-23. Interrupt Multiplexer Registers Field Descriptions .................................................................. 1203
26-24. IF1/IF2 Command Register Field Descriptions...................................................................... 1205
26-25. IF1/IF2 Mask Register Field Descriptions............................................................................ 1207
26-26. IF1/IF2 Arbitration Register Field Descriptions ...................................................................... 1209
26-27. IF1/IF2 Message Control Register Field Descriptions.............................................................. 1211
26-28. IF3 Observation Register (DCAN IF3OBS) Field Descriptions.................................................... 1213
26-29. IF3 Mask Register (DCAN IF3MSK) Field Descriptions............................................................ 1215
26-30. IF3 Arbitration Register (DCAN IF3ARB) Field Descriptions ...................................................... 1216
26-31. IF3 Message Control Register (DCAN IF3MCTL) Field Descriptions ............................................ 1217
26-32. IF3 Update Control Register Field Descriptions..................................................................... 1219
26-33. CAN TX IO Control Register (DCAN TIOC) Field Descriptions ................................................... 1220
26-34. CAN RX IO Control Register (DCAN RIOC) Field Descriptions .................................................. 1221
27-1. Pin Configurations....................................................................................................... 1225
27-2. MibSPI/SPI Configurations............................................................................................. 1226
27-3. Clocking Modes.......................................................................................................... 1238
27-4. Pin Mapping for SIMO Pin with MSB First ........................................................................... 1247
27-5. Pin Mapping for SOMI Pin with MSB First ........................................................................... 1247
27-6. Pin Mapping for SIMO Pin with LSB First............................................................................ 1248
27-7. Pin Mapping for SOMI Pin with LSB First............................................................................ 1248
27-8. SPI Registers ............................................................................................................ 1261
27-9. SPI Global Control Register 0 (SPIGCR0) Field Descriptions .................................................... 1262
27-10. SPI Global Control Register 1 (SPIGCR1) Field Descriptions .................................................... 1263
27-11. SPI Interrupt Register (SPIINT0) Field Descriptions................................................................ 1264
27-12. SPI Interrupt Level Register (SPILVL) Field Descriptions ......................................................... 1266
27-13. SPI Flag Register (SPIFLG) Field Descriptions ..................................................................... 1267
27-14. SPI Pin Control (SPIPC0) Field Descriptions........................................................................ 1270
27-15. SPI Pin Control Register (SPIPC1) Field Descriptions............................................................. 1271
84
List of Tables SPNU562–May 2014
Submit Documentation Feedback
Copyright © 2014, Texas Instruments Incorporated