Datasheet
www.ti.com
24-24. Interrupt Offset Register 0 (HTU INTOFF0) Field Descriptions ................................................... 1092
24-25. Interrupt Offset Register 1 (HTU INTOFF1) Field Descriptions ................................................... 1093
24-26. Buffer Initialization Mode Register (HTU BIM) Field Descriptions ................................................ 1094
24-27. Buffer Initialization....................................................................................................... 1094
24-28. Request Lost Flag Register (HTU RLOSTFL) Field Descriptions ................................................ 1096
24-29. Buffer Full Interrupt Flag Register (HTU BFINTFL) Field Descriptions .......................................... 1096
24-30. BER Interrupt Flag Register (HTU BERINTFL) Field Descriptions ............................................... 1097
24-31. Memory Protection 1 Start Address Register (HTU MP1S) Field Descriptions ................................. 1098
24-32. Memory Protection 1 End Address Register (HTU MP1E) Field Descriptions .................................. 1098
24-33. Debug Control Register (HTU DCTRL) Field Descriptions ........................................................ 1099
24-34. Watch Point Register (HTU WPR) Field Descriptions.............................................................. 1100
24-35. Watch Mask Register (HTU WMR) Field Descriptions ............................................................. 1100
24-36. Module Identification Register (HTU ID) Field Descriptions ....................................................... 1101
24-37. Parity Control Register (HTU PCR) Field Descriptions............................................................. 1102
24-38. Parity Address Register (HTU PAR) Field Descriptions ........................................................... 1103
24-39. Memory Protection Control and Status Register (HTU MPCS) Field Descriptions............................. 1104
24-40. Memory Protection 0 Start address Register (HTU MP0S) Field Descriptions ................................. 1107
24-41. Memory Protection End Address Register (HTU MP0E) Field Descriptions .................................... 1107
24-42. Double Control Packet Memory Map ................................................................................. 1108
24-43. Initial Full Address A Register (HTU IFADDRA) Field Descriptions .............................................. 1109
24-44. Initial Full Address B Register (HTU IFADDRB) Field Descriptions .............................................. 1109
24-45. Initial NHET Address and Control Register (HTU IHADDRCT) Field Descriptions............................. 1110
24-46. Initial Transfer Count Register (HTU ITCOUNT) Field Descriptions ............................................. 1111
24-47. Current Full Address A Register (HTU CFADDRA) Field Descriptions .......................................... 1112
24-48. Current Full Address B Register (HTU CFADDRB) Field Descriptions .......................................... 1113
24-49. Initial Transfer Count Register (HTU CFCOUNT) Field Descriptions ............................................ 1114
24-50. Application Examples for Setting the Transfer Modes of CP A and B of a DCP ............................... 1115
25-1. GIO Control Registers .................................................................................................. 1124
25-2. GIO Global Control Register (GIOGCR0) Field Descriptions ..................................................... 1125
25-3. GIO Interrupt Detect Register (GIOINTDET) Field Descriptions.................................................. 1126
25-4. GIO Interrupt Polarity Register (GIOPOL) Field Descriptions ..................................................... 1127
25-5. GIO Interrupt Enable Set Register (GIOENASET) Field Descriptions ........................................... 1128
25-6. GIO Interrupt Enable Clear Register (GIOENACLR) Field Descriptions......................................... 1129
25-7. GIO Interrupt Priority Register (GIOLVLSET) Field Descriptions ................................................. 1130
25-8. GIO Interrupt Priority Register (GIOLVLCLR) Field Descriptions................................................. 1132
25-9. GIO Interrupt Flag Register (GIOFLG) Field Descriptions......................................................... 1133
25-10. GIO Offset 1 Register (GIOOFF1) Field Descriptions.............................................................. 1134
25-11. GIO Offset 2 Register (GIOOFF2) Field Descriptions.............................................................. 1135
25-12. GIO Emulation 1 Register (GIOEMU1) Field Descriptions ........................................................ 1136
25-13. GIO Emulation 2 Register (GIOEMU2) Field Descriptions ........................................................ 1137
25-14. GIO Data Direction Registers (GIODIR[A-B]) Field Descriptions ................................................. 1138
25-15. GIO Data Input Registers (GIODIN[A-B]) Field Descriptions...................................................... 1138
25-16. GIO Data Output Registers (GIODOUT[A-B]) Field Descriptions................................................. 1139
25-17. GIO Data Set Registers (GIODSET[A-B]) Field Descriptions ..................................................... 1139
25-18. GIO Data Clear Registers (GIODCLR[A-B]) Field Descriptions................................................... 1140
25-19. GIO Open Drain Registers (GIOPDR[A-B]) Field Descriptions ................................................... 1140
25-20. GIO Pull Disable Registers (GIOPULDIS[A-B]) Field Descriptions .............................................. 1141
25-21. GIO Pull Select Registers (GIOPSL[A-B]) Field Descriptions ..................................................... 1141
25-22. Output Buffer, and Pull Control Behavior for GIO Pins ............................................................ 1142
83
SPNU562–May 2014 List of Tables
Submit Documentation Feedback
Copyright © 2014, Texas Instruments Incorporated