Datasheet

www.ti.com
10-16. CORE1 Current MISR Register (CORE1_CURMISRn) Field Descriptions ....................................... 434
10-17. CORE2 Current MISR Register (CORE2_CURMISRn) Field Descriptions ....................................... 435
10-18. Signature Compare Self-Check Regsiter (STCSCSCR) Field Descriptions ...................................... 436
10-19. STC Current ROM Address Register (STCCADDR2) Field Descriptions ......................................... 436
10-20. STC Clock Prescalar Register (STCCLKDIV) Field Descriptions .................................................. 437
10-21. Segment Interval Preload Register (STCSEGPLR) Field Descriptions............................................ 438
11-1. NMPU Region ............................................................................................................. 442
11-2. Access Permission ....................................................................................................... 444
11-3. NMPU Registers .......................................................................................................... 452
11-4. MPU Revision ID Register (MPUREV) Field Descriptions .......................................................... 453
11-5. MPU Lock Register (MPULOCK) Field Descriptions................................................................. 453
11-6. MPU Diagnostics Control Register (MPUDIAGCTRL) Field Descriptions......................................... 454
11-7. MPU Diagnostic Address Register (MPUDIAGADDR) Field Descriptions ........................................ 455
11-8. MPU Error Status Register (MPUERRSTAT) Field Descriptions................................................... 455
11-9. MPU Error Address Register (MPUERRADDR) Field Descriptions................................................ 457
11-10. MPU Control Register 1 (MPUCTRL1) Field Descriptions .......................................................... 457
11-11. MPU Control Register 2 (MPUCTRL2) Field Descriptions .......................................................... 458
11-12. MPU Type Register (MPUTYPE) Field Descriptions................................................................. 459
11-13. MPU Region Base Address Register (MPUREGBASE) Field Descriptions ...................................... 460
11-14. MPU Region Size and Enable Register (MPUREGSENA) Field Descriptions ................................... 460
11-15. MPU Region Access Control Register (MPUREGACR) Field Descriptions....................................... 462
11-16. MPU Region Number Register (MPUREGNUM) Field Descriptions............................................... 463
12-1. EPC Control Registers ................................................................................................... 469
12-2. EPC REVID Register (EPCREVID) Field Descriptions .............................................................. 470
12-3. EPC Control Register (EPCCNTRL) Field Descriptions............................................................. 471
12-4. Uncorrectable Error Status Register (UERRSTAT) Field Descriptions............................................ 472
12-5. EPC Error Status Register (EPCERRSTAT) Field Descriptions.................................................... 473
12-6. FIFO Full Status Register (FIFOFULLSTAT) Field Descriptions ................................................... 474
12-7. IP Interface FIFO Overflow Status Register (OVRFLWSTAT) Field Descriptions ............................... 475
12-8. CAM Index Available Status Register (CAMAVAILSTAT) Field Descriptions .................................... 475
12-9. Uncorrectable Error Address Register n (UERR_ADDR) Field Descriptions ..................................... 476
12-10. CAM Content Update Register n (CAM_CONTENT) Field Descriptions .......................................... 476
12-11. CAM Index Registers (CAM_INDEXn) Field Descriptions........................................................... 477
12-12. CAM Index Register n.................................................................................................... 477
13-1. Compare Match Test Sequence ........................................................................................ 482
13-2. CPU / VIM Compare Mismatch Test Sequence ...................................................................... 483
13-3. Error Flags and Error Signals Generation in Each Mode............................................................ 484
13-4. CPU1 (Main CPU) Signals Being Inverted Before Being Compared .............................................. 485
13-5. Checker CPU Signals to Monitor ....................................................................................... 486
13-6. Checker CPU Inactivity Monitor Compare Mismatch Test .......................................................... 487
13-7. Control Registers ......................................................................................................... 488
13-8. CCM-R5F Status Register 1 (CCMSR1) Field Descriptions ........................................................ 489
13-9. CCM-R5F Key Register 1 (CCMKEYR1) Field Descriptions........................................................ 490
13-10. CCM-R5F Status Register 2 (CCMSR2) Field Descriptions ........................................................ 491
13-11. CCM-R5F Key Register 2 (CCMKEYR2) Field Descriptions........................................................ 492
13-12. CCM-R5F Status Register 3 (CCMSR3) Field Descriptions ........................................................ 493
13-13. CCM-R5F Key Register 2 (CCMKEYR2) Field Descriptions........................................................ 494
13-14. CCM-R5F Polarity Control Register (CCMPOLCNTRL) Field Descriptions....................................... 494
13-15. CCM-R5F Status Register 4 (CCMSR4) Field Descriptions ........................................................ 495
72
List of Tables SPNU562–May 2014
Submit Documentation Feedback
Copyright © 2014, Texas Instruments Incorporated