Datasheet
www.ti.com
28.4.3 Wakeup Timeouts............................................................................................. 1385
28.5 Emulation Mode ......................................................................................................... 1385
28.6 GPIO Functionality ...................................................................................................... 1386
28.6.1 GPIO Functionality ............................................................................................ 1386
28.6.2 Under Reset ................................................................................................... 1386
28.6.3 Out of Reset ................................................................................................... 1387
28.6.4 Open-Drain Feature Enabled on a Pin ..................................................................... 1387
28.6.5 Summary ....................................................................................................... 1387
28.7 SCI/LIN Control Registers.............................................................................................. 1388
28.7.1 SCI Global Control Register 0 (SCIGCR0) ................................................................ 1389
28.7.2 SCI Global Control Register 1 (SCIGCR1) ................................................................ 1390
28.7.3 SCI Global Control Register 2 (SCIGCR2) ................................................................ 1394
28.7.4 SCI Set Interrupt Register (SCISETINT) ................................................................... 1396
28.7.5 SCI Clear Interrupt Register (SCICLEARINT)............................................................. 1399
28.7.6 SCI Set Interrupt Level Register (SCISETINTLVL)....................................................... 1402
28.7.7 SCI Clear Interrupt Level Register (SCICLEARINTLVL)................................................. 1405
28.7.8 SCI Flags Register (SCIFLR)................................................................................ 1408
28.7.9 SCI Interrupt Vector Offset 0 (SCIINTVECT0) ............................................................ 1415
28.7.10 SCI Interrupt Vector Offset 1 (SCIINTVECT1)........................................................... 1415
28.7.11 SCI Format Control Register (SCIFORMAT) ............................................................ 1416
28.7.12 Baud Rate Selection Register (BRS) ..................................................................... 1417
28.7.13 SCI Data Buffers (SCIED, SCIRD, SCITD) .............................................................. 1419
28.7.14 SCI Pin I/O Control Register 0 (SCIPIO0) ............................................................... 1420
28.7.15 SCI Pin I/O Control Register 1 (SCIPIO1) ............................................................... 1421
28.7.16 SCI Pin I/O Control Register 2 (SCIPIO2) ............................................................... 1422
28.7.17 SCI Pin I/O Control Register 3 (SCIPIO3) ............................................................... 1423
28.7.18 SCI Pin I/O Control Register 4 (SCIPIO4) ............................................................... 1424
28.7.19 SCI Pin I/O Control Register 5 (SCIPIO5) ............................................................... 1425
28.7.20 SCI Pin I/O Control Register 6 (SCIPIO6) ............................................................... 1426
28.7.21 SCI Pin I/O Control Register 7 (SCIPIO7) ............................................................... 1427
28.7.22 SCI Pin I/O Control Register 8 (SCIPIO8) ............................................................... 1428
28.7.23 LIN Compare Register (LINCOMPARE).................................................................. 1429
28.7.24 LIN Receive Buffer 0 Register (LINRD0) ................................................................. 1430
28.7.25 LIN Receive Buffer 1 Register (LINRD1) ................................................................. 1431
28.7.26 LIN Mask Register (LINMASK) ............................................................................ 1432
28.7.27 LIN Identification Register (LINID)......................................................................... 1433
28.7.28 LIN Transmit Buffer 0 Register (LINTD0)................................................................. 1434
28.7.29 LIN Transmit Buffer 1 Register (LINTD1)................................................................. 1434
28.7.30 Maximum Baud Rate Selection Register (MBRS)....................................................... 1435
28.7.31 Input/Output Error Enable (IODFTCTRL) Register...................................................... 1436
29 Serial Communication Interface (SCI) Module..................................................................... 1438
29.1 Introduction............................................................................................................... 1439
29.1.1 SCI Features................................................................................................... 1439
29.1.2 Block Diagram ................................................................................................. 1439
29.2 SCI Communication Formats .......................................................................................... 1441
29.2.1 SCI Frame Formats........................................................................................... 1441
29.2.2 SCI Timing Mode.............................................................................................. 1441
29.2.3 SCI Baud Rate................................................................................................. 1442
29.2.4 SCI Multiprocessor Communication Modes ............................................................... 1443
29.3 SCI Interrupts ............................................................................................................ 1446
29.3.1 Transmit Interrupt ............................................................................................. 1447
29.3.2 Receive Interrupt .............................................................................................. 1447
29.3.3 WakeUp Interrupt ............................................................................................. 1447
23
SPNU562–May 2014 Contents
Submit Documentation Feedback
Copyright © 2014, Texas Instruments Incorporated