Datasheet
www.ti.com
26.8.12 Reading from a FIFO Buffer............................................................................... 1167
26.9 CAN Message Transfer ................................................................................................ 1169
26.9.1 Automatic Retransmission ................................................................................... 1169
26.9.2 Auto-Bus-On ................................................................................................... 1170
26.10 Interrupt Functionality .................................................................................................. 1170
26.10.1 Message Object Interrupts ................................................................................. 1170
26.10.2 Status Change Interrupts ................................................................................... 1171
26.10.3 Error Interrupts ............................................................................................... 1171
26.11 Global Power Down Mode ............................................................................................. 1172
26.11.1 Entering Global Power Down Mode....................................................................... 1172
26.11.2 Wakeup From Global Power Down Mode................................................................ 1172
26.12 Local Power Down Mode .............................................................................................. 1173
26.12.1 Entering Local Power Down Mode ........................................................................ 1173
26.12.2 Wakeup From Local Power Down......................................................................... 1173
26.13 GIO Support ............................................................................................................. 1173
26.14 Test Modes .............................................................................................................. 1175
26.14.1 Silent Mode................................................................................................... 1175
26.14.2 Loop Back Mode............................................................................................. 1176
26.14.3 External Loop Back Mode .................................................................................. 1177
26.14.4 Loop Back Combined with Silent Mode................................................................... 1178
26.14.5 Software Control of CAN_TX Pin.......................................................................... 1178
26.15 SECDED Mechanism................................................................................................... 1179
26.15.1 Behavior on Single Bit Error................................................................................ 1179
26.15.2 Behavior on Double Bit Error............................................................................... 1179
26.15.3 SECDED Testing ............................................................................................ 1179
26.16 Debug/Suspend Mode.................................................................................................. 1180
26.17 DCAN Control Registers ............................................................................................... 1180
26.17.1 CAN Control Register (DCAN CTL) ....................................................................... 1182
26.17.2 Error and Status Register (DCAN ES) .................................................................... 1185
26.17.3 Error Counter Register (DCAN ERRC) ................................................................... 1187
26.17.4 Bit Timing Register (DCAN BTR).......................................................................... 1188
26.17.5 Interrupt Register (DCAN INT) ............................................................................. 1189
26.17.6 Test Register (DCAN TEST) ............................................................................... 1190
26.17.7 Parity Error Code Register (DCAN PERR)............................................................... 1191
26.17.8 ECC Diagnostic Register (DCAN ECCDIAG) ............................................................ 1191
26.17.9 ECC Diagnostic Status Register (DCAN ECCDIAG STAT)............................................ 1192
26.17.10 ECC Control and Status Register (DCAN ECC CS)................................................... 1193
26.17.11 ECC Single Bit Error Code Register (DCAN ECC SERR)............................................ 1194
26.17.12 Auto-Bus-On Time Register (DCAN ABOTR) .......................................................... 1195
26.17.13 Transmission Request X Register (DCAN TXRQ X) .................................................. 1195
26.17.14 Transmission Request Registers (DCAN TXRQ12 to DCAN TXRQ78) ............................ 1196
26.17.15 New Data X Register (DCAN NWDAT X)............................................................... 1197
26.17.16 New Data Registers (DCAN NWDAT12 to DCAN NWDAT78) ...................................... 1198
26.17.17 Interrupt Pending X Register (DCAN INTPND X)...................................................... 1199
26.17.18 Interrupt Pending Registers (DCAN INTPND12 to DCAN INTPND78) ............................. 1200
26.17.19 Message Valid X Register (DCAN MSGVAL X)........................................................ 1201
26.17.20 Message Valid Registers (DCAN MSGVAL12 to DCAN MSGVAL78) .............................. 1202
26.17.21 Interrupt Multiplexer Registers (DCAN INTMUX12 to DCAN INTMUX78).......................... 1203
26.17.22 IF1/IF2 Command Registers (DCAN IF1CMD, DCAN IF2CMD)..................................... 1204
26.17.23 IF1/IF2 Mask Registers (DCAN IF1MSK, DCAN IF2MSK) ........................................... 1207
26.17.24 IF1/IF2 Arbitration Registers (DCAN IF1ARB, DCAN IF2ARB)...................................... 1208
26.17.25 IF1/IF2 Message Control Registers (DCAN IF1MCTL, DCAN IF2MCTL) .......................... 1210
26.17.26 IF1/IF2 Data A and Data B Registers (DCAN IF1DATA/DATB, DCAN IF2DATA/DATB) ........ 1212
20
Contents SPNU562–May 2014
Submit Documentation Feedback
Copyright © 2014, Texas Instruments Incorporated