Datasheet

www.ti.com
11.4.1 MPU Revision ID Register (MPUREV)....................................................................... 453
11.4.2 MPU Lock Register (MPULOCK) ............................................................................. 453
11.4.3 MPU Diagnostics Control Register (MPUDIAGCTRL)..................................................... 454
11.4.4 MPU Diagnostic Address Register (MPUDIAGADDR) .................................................... 455
11.4.5 MPU Error Status Register (MPUERRSTAT) ............................................................... 455
11.4.6 MPU Error Address Register (MPUERRADDR) ............................................................ 457
11.4.7 MPU Control Register 1 (MPUCTRL1) ...................................................................... 457
11.4.8 MPU Control Register 2 (MPUCTRL2) ...................................................................... 458
11.4.9 MPU Type Register (MPUTYPE) ............................................................................. 459
11.4.10 MPU Region Base Address Register (MPUREGBASE) ................................................. 460
11.4.11 MPU Region Size and Enable Register (MPUREGSENA) .............................................. 460
11.4.12 MPU Region Access Control Register (MPUREGACR) ................................................. 462
11.4.13 MPU Region Number Register (MPUREGNUM) ......................................................... 463
12 Error Profiling Controller (EPC) .......................................................................................... 464
12.1 Overview ................................................................................................................... 465
12.2 Module Operation......................................................................................................... 465
12.2.1 Uncorrectable Fault Operation................................................................................ 466
12.2.2 Correctable Fault Operation................................................................................... 466
12.3 How to Use EPC.......................................................................................................... 468
12.3.1 Functional Mode ................................................................................................ 468
12.3.2 CAM Diagnostic Mode ......................................................................................... 469
12.4 EPC Control Registers ................................................................................................... 469
12.4.1 EPC REVID Register (EPCREVID) .......................................................................... 470
12.4.2 EPC Control Register (EPCCNTRL) ......................................................................... 471
12.4.3 Uncorrectable Error Status Register (UERRSTAT) ........................................................ 472
12.4.4 EPC Error Status Register (EPCERRSTAT)................................................................ 473
12.4.5 FIFO Full Status Register (FIFOFULLSTAT) ............................................................... 474
12.4.6 IP Interface FIFO Overflow Status Register (OVRFLWSTAT)............................................ 475
12.4.7 CAM Index Available Status Register (CAMAVAILSTAT)................................................. 475
12.4.8 Uncorrectable Error Address Register n (UERR_ADDR) ................................................. 476
12.4.9 CAM Content Update Register n (CAM_CONTENT) ...................................................... 476
12.4.10 CAM Index Registers (CAM_INDEX[0-7]) ................................................................. 477
13 CPU Compare Module for Cortex
TM
-R5F (CCM-R5F) .............................................................. 478
13.1 Overview ................................................................................................................... 479
13.1.1 Main Features................................................................................................... 479
13.1.2 Block Diagram................................................................................................... 479
13.2 Module Operation......................................................................................................... 480
13.2.1 CPU/VIM Output Compare Diagnostic....................................................................... 481
13.2.2 CPU Input Inversion Diagnostic............................................................................... 485
13.2.3 Checker CPU Inactivity Monitor............................................................................... 486
13.2.4 Power Domain Inactivity Monitor ............................................................................. 488
13.2.5 Operation During CPU Debug Mode......................................................................... 488
13.3 Control Registers ......................................................................................................... 488
13.3.1 CCM-R5F Status Register 1 (CCMSR1) .................................................................... 489
13.3.2 CCM-R5F Key Register 1 (CCMKEYR1).................................................................... 490
13.3.3 CCM-R5F Status Register 2 (CCMSR2) .................................................................... 491
13.3.4 CCM-R5F Key Register 2 (CCMKEYR2).................................................................... 492
13.3.5 CCM-R5F Status Register 3 (CCMSR3) .................................................................... 493
13.3.6 CCM-R5F Key Register 3 (CCMKEYR3).................................................................... 494
13.3.7 CCM-R5F Polarity Control Register (CCMPOLCNTRL)................................................... 494
13.3.8 CCM-R5F Status Register 4 (CCMSR4) .................................................................... 495
13.3.9 CCM-R5F Key Register 4 (CCMKEYR4).................................................................... 496
13.3.10 CCM-R5F Power Domain Status Register 0 (CCMPDSTAT0) ......................................... 497
8
Contents SPNU562–May 2014
Submit Documentation Feedback
Copyright © 2014, Texas Instruments Incorporated