Datasheet

RTP Control Registers www.ti.com
36.3.15 RTP Pin Control 6 Register (RTPPC6)
This register configures the pins in push-pull or open-drain functionality. If configured to be open-drain, the
module only drives a logic low level on the pin. An external pull-up resistor needs to be connected to the
pin to pull it high when the pin is in high-impedance mode. Figure 36-23 and Table 36-24 describe this
register.
Figure 36-23. RTP Pin Control 6 Register (RTPPC6) (offset = 4Ch)
31 19 18 17 16
Reserved ENAPDR CLKPDR SYNCPDR
R-0 R/W-0 R/W-0 R/W-0
15 0
DATAPDR[15:0]
R/W-0
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 36-24. RTP Pin Control 6 Register (RTPPC6) Field Descriptions
Bit Field Value Description
31-19 Reserved 0 Read returns 0. Writes have no effect.
18 ENAPDR RTPENA Open drain enable. This bit enables open drain functionality on the pin if it is configured
as a GIO output (RTPPC0[18] = 0; RTPPC1[18] = 1). If the pin is configured as a functional pin
(RTPPC0[18] = 1), the open drain functionality is disabled.
Read:
0 Pin behaves as normal push/pull pin
1 Pin operates in open drain mode
Write:
0 Configures the pin as push/pull
1 Configures the pin as open drain
17 CLKPDR RTPCLK Open drain enable. This bit enables open drain functionality on the pin if it is configured
as GIO output (RTPPC0[17] = 0; RTPPC1[17] = 1). If the pin is configured as functional pin
(RTPPC0[17] = 1), the open drain functionality is disabled.
Read:
0 Pin behaves as normal push/pull pin
1 Pin operates in open drain mode
Write:
0 Configures the pin as push/pull
1 Configures the pin as open drain
16 SYNCPDR RTPSYNC Open drain enable. This bit enables open drain functionality on the pin if it is configured
as a GIO output (RTPPC0[16] = 0; RTPPC1[16] = 1). If pin is configured as functional pin
(RTPPC0[16] = 1), the open drain functionality is disabled.
Read:
0 Pin behaves as normal push/pull pin
1 Pin operates in open drain mode
Write:
0 Configures the pin as push/pull
1 Configures the pin as open drain
1900
RAM Trace Port (RTP) SPNU562–May 2014
Submit Documentation Feedback
Copyright © 2014, Texas Instruments Incorporated