Datasheet

RTP Control Registers www.ti.com
36.3.9 RTP Pin Control 0 Register (RTPPC0)
This register configures the RTP pins as functional or GIO pins. Once the pin is configured in functional
mode, it overrides the settings in the RTPPC1 register. Writing to the RTPPC3, RTPPC4, and RTPPC5
registers will have no effect for pins configured as functional pins. Figure 36-17 and Table 36-18 describe
this register.
Figure 36-17. RTP Pin Control 0 Register (RTPPC0) (offset = 34h)
31 19 18 17 16
Reserved ENAFUNC CLKFUNC SYNCFUNC
R-0 R/W-0 R/W-0 R/W-0
15 0
DATAFUNC[15:0]
R/W-0
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 36-18. RTP Pin Control 0 Register (RTPPC0) Field Descriptions
Bit Field Value Description
31-19 Reserved 0 Read returns 0. Writes have no effect.
18 ENAFUNC Functional mode of RTPENA pin.
Read:
0 Pin is used in GIO mode.
1 Pin is used in functional mode.
Write:
0 Configure pin to GIO mode.
1 Configure pin to functional mode.
17 CLKFUNC Functional mode of RTPCLK pin.
Read:
0 Pin is used in GIO mode.
1 Pin is used in functional mode.
Write:
0 Configure pin to GIO mode.
1 Configure pin to functional mode.
16 SYNCFUNC Functional mode of RTPSYNC pin.
Read:
0 Pin is used in GIO mode.
1 Pin is used in functional mode.
Write:
0 Configure pin to GIO mode.
1 Configure pin to functional mode.
15-0 DATAFUNC[n] Functional mode of RTPDATA[15:0] pins. These bits define whether the pins are used in functional
mode or in GIO mode. Each bit [n] represents a single pin.
Read:
0 Pin is used in GIO mode.
1 Pin is used in functional mode.
Write:
0 Configure pin to GIO mode.
1 Configure pin to functional mode.
1894
RAM Trace Port (RTP) SPNU562–May 2014
Submit Documentation Feedback
Copyright © 2014, Texas Instruments Incorporated