Datasheet

www.ti.com RTP Control Registers
Table 36-12. RTP Global Status Register (RTPGSR) Field Descriptions (continued)
Bit Field Value Description
1 OVF2 Overflow RAM block 2 FIFO. This flag indicates that FIFO2 had all locations full and another attempt to
write data to it occurred. The bit will not be cleared automatically if the FIFO is emptied again. The bit
will stay set until the CPU clears it.
Read:
0 No overflow occurred.
1 An overflow occurred.
Write in Privilege:
0 No effect.
1 Clears the bit.
0 OVF1 Overflow RAM block 1 FIFO. This flag indicates that FIFO1 had all locations full and another attempt to
write data to it occurred. The bit will not be cleared automatically if the FIFO is emptied again. The bit
will stay set until the CPU clears it.
Read:
0 No overflow occurred.
1 An overflow occurred.
Write in Privilege:
0 No effect.
1 Clears the bit.
1887
SPNU562–May 2014 RAM Trace Port (RTP)
Submit Documentation Feedback
Copyright © 2014, Texas Instruments Incorporated