Datasheet
RTP Control Registers
www.ti.com
36.3.3 RTP Global Status Register (RTPGSR)
This register provides status information of the module. Figure 36-11 and Table 36-12 describe this
register.
Figure 36-11. RTP Global Status Register (RTPGSR) (offset = 08h)
31 16
Reserved
R-0
15 13 12 11 10 9 8
Reserved EMPTYSER EMPTYPER2 EMPTYPER1 EMPTY2 EMPTY1
R-0 R-1 R-1 R-1 R-1 R-1
7 4 3 2 1 0
Reserved OVFPER2 OVFPER1 OVF2 OVF1
R-0 R/W1CP-0 R/W1CP-0 R/W1CP-0 R/W1CP-0
LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset
Table 36-12. RTP Global Status Register (RTPGSR) Field Descriptions
Bit Field Value Description
31-13 Reserved 0 Read returns 0. Writes have no effect.
12 EMPTYSER Serializer empty. This bit determines if there is data left in the serializer.
0 Serializer holds data which is shifted out
1 Serializer is empty.
11 EMPTYPER2 Peripheral FIFO empty. This bit determines if there are entries left in the FIFO. FIFO4 is used for tracing
peripherals under PCR3
0 FIFO4 contains entries
1 FIFO4 is empty.
10 EMPTYPER1 Peripheral FIFO empty. This bit determines if there are entries left in the FIFO. FIFO3 is used for tracing
peripherals under PCR1
0 FIFO3 contains entries
1 FIFO3 is empty.
9 EMPTY2 RAM block 2 FIFO empty. This bit determines if there are entries left in the FIFO. FIFO2 is used for
tracing the upper 256kB RAM
0 FIFO2 contains entries
1 FIFO2 is empty.
8 EMPTY1 RAM block 1 FIFO empty. This bit determines if there are entries left in the FIFO. FIFO1 is used for
tracing the lower 256kB RAM
0 FIFO1 contains entries
1 FIFO1 is empty.
7-4 Reserved 0 Read returns 0. Writes have no effect.
3 OVFPER Overflow peripheral FIFO. This flag indicates that FIFO4 had all locations full and another attempt to
write data to it occurred. The bit will not be cleared automatically if the FIFO is emptied again. The bit
will stay set until the CPU clears it.
Read:
0 No overflow occurred.
1 An overflow occurred.
Write in Privilege:
0 No effect.
1 Clears the bit.
2 Reserved 0 Read returns 0. Writes have no effect.
1886
RAM Trace Port (RTP) SPNU562–May 2014
Submit Documentation Feedback
Copyright © 2014, Texas Instruments Incorporated