Datasheet

RTP Control Registers www.ti.com
36.3.2 RTP Trace Enable Register (RTPTRENA)
This register enables/disables tracing of the different RAM blocks or the peripherals individually.
Figure 36-10 and Table 36-11 describe this register.
Figure 36-10. RTP Trace Enable Register (RTPTRENA) (offset = 04h)
31 25 24 23 17 16
Reserved ENA4 Reserved ENA3
R-0 R/WP-0 R-0 R/WP-0
15 9 8 7 1 0
Reserved ENA2 Reserved ENA1
R-0 R/WP-0 R-0 R/WP-0
LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset
Table 36-11. RTP Trace Enable Register (RTPTRENA) Field Descriptions
Bit Field Value Description
31-25 Reserved 0 Read returns 0. Writes have no effect.
24 ENA4 Enable tracing for peripherals under PCR3. This bit enables tracing into FIFO4 in trace mode
(read/write) or direct data mode (read) operations. In Direct Data Mode write operations, this bit will be
ignored and tracing into FIFO4 will be disabled.
Read:
0 Tracing is disabled.
1 Tracing is enabled.
Write in Privilege:
0 Disable tracing. If RTPGLBCTRL.ON/OFF = Ah, data already captured in FIFO4 will still be transmitted
(RTPGLBCTRL).
1 Enable tracing.
23-17 Reserved 0 Read returns 0. Writes have no effect.
16 ENA3 Enable tracing for peripherals under PCR1. This bit enables tracing into FIFO3 in Trace Mode
(read/write) or Direct Data Mode (read) operations. In Direct Data Mode write operations, this bit will be
ignored and tracing into FIFO3 will be disabled.
Read:
0 Tracing is disabled.
1 Tracing is enabled.
Write in Privilege:
0 Disable tracing. If RTPGLBCTRL.ON/OFF = Ah, data already captured in FIFO3 will still be transmitted
(RTPGLBCTRL).
1 Enable tracing.
15-9 Reserved 0 Read returns 0. Writes have no effect.
8 ENA2 Enable tracing for RAM block 2. This bit enables tracing into FIFO2 in Trace Mode (read/write) or Direct
Data Mode (read) operations. In Direct Data Mode write operations, this bit will be ignored and tracing
into FIFO2 will be disabled.
Read:
0 Tracing is disabled.
1 Tracing is enabled.
Write in Privilege:
0 Disable tracing. If RTPGLBCTRL.ON/OFF = Ah, data already captured in FIFO2 will still be transmitted.
1 Enable tracing.
7-1 Reserved 0 Read returns 0. Writes have no effect.
1884
RAM Trace Port (RTP) SPNU562–May 2014
Submit Documentation Feedback
Copyright © 2014, Texas Instruments Incorporated