Datasheet

Control Registers www.ti.com
35.3.8 DMM Direct Data Mode Destination Register (DMMDDMDEST)
This register defines the starting address of the buffer used to store the received data in Direct Data
Mode. By writing to this register, the DMMDDMPT register (Section 35.3.10) will be set to 0x0000.
Figure 35-14. DMM Direct Data Mode Destination Register (DMMDDMDEST) [offset = 1Ch]
31 0
STARTADDR
R/WP-0
LEGEND: R/W = Read/Write; R = Read only; WP = Write in privilege mode only; -n = value after reset
Table 35-14. DMM Direct Data Mode Destination Register (DMMDDMDEST) Field Descriptions
Bit Field Description
31-0 STARTADDR These bits define the starting address of the buffer. The starting address has to be a multiple of the
blocksize chosen in DMMDDMBL (Section 35.3.9).
User and privilege mode (read): current start address
Privilege mode (write): sets start address to value written
35.3.9 DMM Direct Data Mode Blocksize Register (DMMDDMBL)
This register defines the blocksize of the buffer used to store the received data in Direct Data Mode.
Figure 35-15. DMM Direct Data Mode Blocksize Register (DMMDDMBL) [offset = 20h]
31 16
Reserved
R-0
15 4 3 0
Reserved BLOCKSIZE
R-0 R/WP-0
LEGEND: R/W = Read/Write; R = Read only; WP = Write in privilege mode only; -n = value after reset
Table 35-15. DMM Direct Data Mode Blocksize Register (DMMDDMBL) Field Descriptions
Bit Field Value Description
31-4 Reserved 0 Read returns 0. Writes have no effect.
3-0 BLOCKSIZE These bits define the size of the buffer region
User and privilege mode (read): current block size
Privilege mode (write):
0 Buffer disabled. No data will be stored.
1h 32 Byte
2h 64 Byte
3h 128 Byte
4h 256 Byte
5h 512 Byte
6h 1 KByte
7h 2 KByte
8h 4 KByte
9h 8 KByte
Ah 16 KByte
Bh 32 KByte
Ch-Fh Reserved
1852
Data Modification Module (DMM) SPNU562–May 2014
Submit Documentation Feedback
Copyright © 2014, Texas Instruments Incorporated