Datasheet

www.ti.com Control Registers
Table 35-10. DMM Interrupt Level Register (DMMINTLVL) Field Descriptions (continued)
Bit Field Value Description
10 DEST1REG1 Destination 1 Region 1 Interrupt Level
User and privilege mode read, privilege mode write:
0 Interrupt mapped to level 0
1 Interrupt mapped to level 1
9 DEST0REG2 Destination 0 Region 2 Interrupt Level
User and privilege mode read, privilege mode write:
0 Interrupt mapped to level 0
1 Interrupt mapped to level 1
8 DEST0REG1 Destination 0 Region 1 Interrupt Level
User and privilege mode read, privilege mode write:
0 Interrupt mapped to level 0
1 Interrupt mapped to level 1
7 BUSERROR BMM Bus Error Response
User and privilege mode read, privilege mode write:
0 Interrupt mapped to level 0
1 Interrupt mapped to level 1
6 BUFF_OVF Write Buffer Overflow Interrupt Level
User and privilege mode read, privilege mode write:
0 Interrupt mapped to level 0
1 Interrupt mapped to level 1
5 SRC_OVF Source Overflow Interrupt Level
User and privilege mode read, privilege mode write:
0 Interrupt mapped to level 0
1 Interrupt mapped to level 1
4 DEST3_ERR Destination 3 Error Interrupt Level
User and privilege mode read, privilege mode write:
0 Interrupt mapped to level 0
1 Interrupt mapped to level 1
3 DEST2_ERR Destination 2 Error Interrupt Level
User and privilege mode read, privilege mode write:
0 Interrupt mapped to level 0
1 Interrupt mapped to level 1
2 DEST1_ERR Destination 1 Error Interrupt Level
User and privilege mode read, privilege mode write:
0 Interrupt mapped to level 0
1 Interrupt mapped to level 1
1 DEST0_ERR Destination 0 Error Interrupt Level
User and privilege mode read, privilege mode write:
0 Interrupt mapped to level 0
1 Interrupt mapped to level 1
0 PACKET_ERR_INT Packet Error Interrupt Level
User and privilege mode read, privilege mode write:
0 Interrupt mapped to level 0
1 Interrupt mapped to level 1
1845
SPNU562–May 2014 Data Modification Module (DMM)
Submit Documentation Feedback
Copyright © 2014, Texas Instruments Incorporated