Datasheet

SPISOMI
Slave Out Data Is Valid
SPICLK
(clock polarity=0)
SPICSn
8
SPICLK
(clock polarity=1)
SPIENAn
9
10
SPISIMO
SPISOMI
5
7
SPISIMO Data
Must Be Valid
SPISOMI Data Is Valid
666
SPICLK
(clock polarity = 1)
SPICLK
(clock polarity = 0)
3
2
1
4
202
RM57L843
SPNS215C –FEBRUARY 2014–REVISED JUNE 2016 www.ti.com
Submit Documentation Feedback
Product Folder Links: RM57L843
Peripheral Information and Electrical Specifications Copyright © 2014–2016, Texas Instruments Incorporated
Figure 7-24. SPI Slave Mode External Timing (CLOCK PHASE = 1)
Figure 7-25. SPI Slave Mode Enable Timing (CLOCK PHASE = 1)