Datasheet

ManualsBrandsTEXAS INSTRUMENTS ManualsDev KitsEvaluation board

1841

EMAC Module Registers

www.ti.com

31.5.27 Receive Channel Flow Control Threshold Registers (RX0FLOWTHRESH-

RX7FLOWTHRESH)

The receive channel 0-7 flow control threshold register (RXnFLOWTHRESH) is shown in Figure 31-65 and

described in Table 31-66.

Figure 31-65. Receive Channel n Flow Control Threshold Register (RXnFLOWTHRESH)

(offset = 120h-13Ch)

31 16

Reserved

R-0

15 8 7 0

Reserved RXnFLOWTHRESH

R-0 R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 31-66. Receive Channel n Flow Control Threshold Register (RXnFLOWTHRESH)

Field Descriptions

Bit Field Value Description

31-8 Reserved 0 Reserved

7-0 RXnFLOWTHRESH 0-FFh Receive flow threshold. These bits contain the threshold value for issuing flow control on

incoming frames for channel n (when enabled).

31.5.28 Receive Channel Free Buffer Count Registers (RX0FREEBUFFER-RX7FREEBUFFER)

The receive channel 0-7 free buffer count register (RXnFREEBUFFER) is shown in Figure 31-66 and

described in Table 31-67.

Figure 31-66. Receive Channel n Free Buffer Count Register (RXnFREEBUFFER)

(offset = 140h-15Ch)

31 16

Reserved

R-0

15 0

RXnFREEBUF

WI-0

LEGEND: R = Read only; WI = Write to increment; -n = value after reset

Table 31-67. Receive Channel n Free Buffer Count Register (RXnFREEBUFFER) Field Descriptions

Bit Field Value Description

31-16 Reserved 0 Reserved

15-0 RXnFREEBUF 0-FFh Receive free buffer count. These bits contain the count of free buffers available. The

RXFILTERTHRESH value is compared with this field to determine if low priority frames should be

filtered. The RXnFLOWTHRESH value is compared with this field to determine if receive flow

control should be issued against incoming packets (if enabled). This is a write-to-increment field.

This field rolls over to 0 on overflow.

If hardware flow control or QOS is used, the host must initialize this field to the number of available

buffers (one register per channel). The EMAC decrements the associated channel register for each

received frame by the number of buffers in the received frame. The host must write this field with

the number of buffers that have been freed due to host processing.

1620

EMAC/MDIO Module SPNU562–May 2014

Submit Documentation Feedback