Datasheet

www.ti.com I2C Control Registers
30.6.16 I2C DMA Control Register (I2CDMACR)
This register contains the transmit and receive DMA enable bits. Figure 30-29 and Table 30-25 describe
this register.
Figure 30-29. I2C DMA Control Register (I2CDMACR) [offset = 3Ch]
15 2 1 0
Reserved TXDMAEN RXDMAEN
R-0 R/W-1 R/W-1
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 30-25. I2C DMA Control Register (I2CDMACR) Field Descriptions
Bit Field Value Description
15-2 Reserved 0 Read returns 0. Writes have no effect.
1 TXDMAEN Transmitter DMA enable
This bit controls the transmit DMA event pin to the system. When this bit is a 1, the DMA transmit event
is enabled and the DMA can occur. When this bit is a 0, the DMA transmit event is disabled.
Writing a 1 to this bit will send a TXDMA request to the DMA module, if PINFUNC is also cleared to 0.
0 The transmit DMA is disabled.
1 The transmit DMA is enabled.
0 RXDMAEN Receive DMA enable
This bit controls the receive DMA event pin to the system. When this bit is 1, the DMA receive event is
enabled and the DMA can occur. When this bit is a 0, the DMA receive event is disabled.
0 The receive DMA is disabled.
1 The receive DMA is enabled.
30.6.17 I2C Pin Function Register (I2CPFNC)
Figure 30-30 and Table 30-26 describe this register.
Figure 30-30. I2C Pin Function Register (I2CPFNC) [offset = 48h]
15 1 0
Reserved PINFUNC
R-0 R/W-0
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 30-26. I2C Pin Function Register (I2CPFNC) Field Descriptions
Bit Field Value Description
15-1 Reserved 0 Read returns 0. Writes have no effect.
0 PINFUNC SDA and SCL Pin Function
This bit controls whether the SDA and SCL pins function as I2C pins or as I/O pins.
0 SDA and SCL pins function as I2C pins.
1 SDA and SCL pins function as I/O pins.
1517
SPNU562–May 2014 Inter-Integrated Circuit (I2C) Module
Submit Documentation Feedback
Copyright © 2014, Texas Instruments Incorporated