Datasheet

SCI Control Registers www.ti.com
Table 29-8. SCI Set Interrupt Level Register (SCISETINTLVL) Field Descriptions (continued)
Bit Field Value Description
8 SET TX INT LVL Set transmitter interrupt level.
0 Read: The interrupt level is mapped to the INT0 line.
Write: No effect.
1 Read or write: The interrupt level is mapped to the INT1 line.
7-2 Reserved 0 Read returns 0. Writes have no effect.
1 SET WAKEUP INT LVL Set wakeup interrupt level.
0 Read: The interrupt level is mapped to the INT0 line.
Write: No effect.
1 Read or write: The interrupt level is mapped to the INT1 line.
0 SET BRKDT INT LVL Set breakdetect interrupt level.
0 Read: The interrupt level is mapped to the INT0 line.
Write: No effect.
1 Read or write: The interrupt level is mapped to the INT1 line.
29.7.6 SCI Clear Interrupt Level Register (SCICLEARINTLVL)
Figure 29-13 and Table 29-9 illustrate this register.
Figure 29-13. SCI Clear Interrupt Level Register (SCICLEARINTLVL) [offset = 18h]
31 27 26 25 24
Reserved CLR FE CLR OE CLR PE
INT LVL INT LVL INT LVL
R-0 R/W-0 R/W-0 R/W-0
23 19 18 17 16
CLR RX DMA
Reserved Reserved
ALL INT LVL
R-0 R/W-0 R-0
15 10 9 8
Reserved CLR RX CLR TX
INT LVL INT LVL
R-0 R/W-0 R/W-0
7 2 1 0
CLR WAKEUP CLR BRKDT
Reserved
INT LVL INT LVL
R-0 R/W-0 R/W-0
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 29-9. SCI Clear Interrupt Level Register (SCICLEARINTLVL) Field Descriptions
Bit Field Value Description
31-27 Reserved 0 Read returns 0. Writes have no effect.
26 CLR FE INT LVL Clear framing-error interrupt.
0 Read: The interrupt level is mapped to the INT0 line.
Write: No effect.
1 Read: The interrupt level is mapped to the INT1 line.
Write: The interrupt level is mapped to the INT0 line.
1464
Serial Communication Interface (SCI) Module SPNU562–May 2014
Submit Documentation Feedback
Copyright © 2014, Texas Instruments Incorporated