Datasheet

www.ti.com SCI Control Registers
29.7.5 SCI Set Interrupt Level Register (SCISETINTLVL)
Figure 29-12 and Table 29-8 illustrate this register. This register is used to set the interrupt level for the
supported interrupts.
Figure 29-12. SCI Set Interrupt Level Register (SCISETINTLVL) [offset = 14h]
31 27 26 25 24
Reserved SET FE SET OE SET PE
INT LVL INT LVL INT LVL
R-0 R/W-0 R/W-0 R/W-0
23 19 18 17 16
SET RX DMA
Reserved Reserved
ALL INT LVL
R-0 R/W-0 R-0
15 10 9 8
Reserved SET RX SET TX
INT LVL INT LVL
R-0 R/W-0 R/W-0
7 2 1 0
SET WAKEUP SET BRKDT
Reserved
INT LVL INT LVL
R-0 R/W-0 R/W-0
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 29-8. SCI Set Interrupt Level Register (SCISETINTLVL) Field Descriptions
Bit Field Value Description
31-27 Reserved 0 Read returns 0. Writes have no effect.
26 SET FE INT LVL Set framing-error interrupt level.
0 Read: The interrupt level is mapped to the INT0 line.
Write: No effect.
1 Read or write: The interrupt level is mapped to the INT1 line.
25 SET CE INT LVL Set overrun-error interrupt level.
0 Read: The interrupt level is mapped to the INT0 line.
Write: No effect.
1 Read or write: The interrupt level is mapped to the INT1 line.
24 SET PE INT LVL Set parity error interrupt level.
0 Read: The interrupt level is mapped to the INT0 line.
Write: No effect.
1 Read or write: The interrupt level is mapped to the INT1 line.
23-19 Reserved 0 Read returns 0. Writes have no effect.
18 SET RX DMA ALL LVL Set receive DMA all interrupt levels.
0 Read: The receive interrupt request for address frames is mapped to the INT0 line.
Write: No effect.
1 Read or write: The receive interrupt request for address frames is mapped to the INT1 line.
17-14 Reserved 0 Read returns 0. Writes have no effect.
9 SET RX INT LVL Set receiver interrupt level.
0 Read: The interrupt level is mapped to the INT0 line.
Write: No effect.
1 Read or write: The interrupt level is mapped to the INT1 line.
1463
SPNU562–May 2014 Serial Communication Interface (SCI) Module
Submit Documentation Feedback
Copyright © 2014, Texas Instruments Incorporated