Datasheet

SCI/LIN Control Registers www.ti.com
28.7.6 SCI Set Interrupt Level Register (SCISETINTLVL)
Figure 28-33 and Table 28-18 illustrate this register.
Figure 28-33. SCI Set Interrupt Level Register (SCISETINTLVL) (offset = 14h)
31 30 29 28 27 26 25 24
SET BE SET PBE SET CE SET ISFE SET NRE SET FE SET OE SET PE
INT LVL INT LVL INT LVL INT LVL INT LVL INT LVL INT LVL INT LVL
R/WL-0 R/WL-0 R/WL-0 R/WL-0 R/WL-0 R/W-0 R/W-0 R/W-0
23 19 18 17 16
SET RX DMA
Reserved Reserved
ALL INT LVL
R-0 R/WC-0 R-0
15 14 13 12 10 9 8
SET ID SET RX SET TX
Reserved Reserved
INT LVL INT LVL INT LVL
R-0 R/WL-0 R-0 R/W-0 R/W-0
7 6 5 4 3 2 1 0
SET
SET TOAWUS SET TIMEOUT SET WAKEUP SET BRKDT
TOA3WUS Reserved Reserved
INT LVL INT LVL INT LVL INT LVL
INT LVL
R/WL-0 R/WL-0 R-0 R/WL-0 R-0 R/W-0 R/WC-0
LEGEND: R/W = Read/Write; R = Read only; WL = Write in LIN mode only; WC = Write in SCI-compatible mode only; -n = value after reset
Table 28-18. SCI Set Interrupt Level Register (SCISETINTLVL) Field Descriptions
Bit Field Value Description
31 SET BE INT LVL Set bit error interrupt level. This bit is effective in LIN mode only.
0 Read: The interrupt level is mapped to the INT0 line.
Write: No effect.
1 Read or write: The interrupt level is mapped to the INT1 line.
30 SET PBE INT LVL Set physical bus error interrupt level. This bit is effective in LIN mode only.
0 Read: The interrupt level is mapped to the INT0 line.
Write: No effect.
1 Read or write: The interrupt level is mapped to the INT1 line.
29 SET CE INT LVL Set checksum-error interrupt level. This bit is effective in LIN mode only.
0 Read: The interrupt level is mapped to the INT0 line.
Write: No effect.
1 Read or write: The interrupt level is mapped to the INT1 line.
28 SET ISFE INT LVL Set inconsistent-synch-field-error interrupt level. This bit is effective in LIN mode only.
0 Read: The interrupt level is mapped to the INT0 line.
Write: No effect.
1 Read or write: The interrupt level is mapped to the INT1 line.
27 SET NRE INT LVL Set no-response-error interrupt level. This bit is effective in LIN mode only.
0 Read: The interrupt level is mapped to the INT0 line.
Write: No effect.
1 Read or write: The interrupt level is mapped to the INT1 line.
26 SET FE INT LVL Set framing-error interrupt level. This bit is effective in LIN or SCI-compatible mode.
0 Read: The interrupt level is mapped to the INT0 line.
Write: No effect.
1 Read or write: The interrupt level is mapped to the INT1 line.
1402
Serial Communication Interface (SCI)/Local Interconnect Network (LIN) SPNU562–May 2014
Module
Submit Documentation Feedback
Copyright © 2014, Texas Instruments Incorporated