Datasheet

SCI/LIN Control Registers www.ti.com
28.7.4 SCI Set Interrupt Register (SCISETINT)
Figure 28-31 and Table 28-16 illustrate this register. Refer Figure 28-31 for details on when different
interrupt flags get set in a frame during LIN Mode.
Figure 28-31. SCI Set Interrupt Register (SCISETINT) (offset = 0Ch)
31 30 29 28 27 26 25 24
SETBE INT SET PBE INT SET CE INT SET ISFE INT SET NRE INT SET FE INT SET OE INT SET PE INT
R/WL-0 R/WL-0 R/WL-0 R/WL-0 R/WL-0 R/W-0 R/W-0 R/W-0
23 19 18 17 16
SET SET SET
Reserved
RX DMA ALL RX DMA TX DMA
R-0 R/WC-0 R/W-0 R/W-0
15 14 13 12 10 9 8
Reserved SET ID INT Reserved SET RX INT SET TX INT
R-0 R/WL-0 R-0 R/W-0 R/W-0
7 6 5 4 3 2 1 0
SET SET SET SET SET
Reserved Reserved
TOA3WUS INT TOAWUS INT TIMEOUT INT WAKEUP INT BRKDT INT
R/WL-0 R/WL-0 R-0 R/WL-0 R-0 R/W-0 R/WC-0
LEGEND: R/W = Read/Write; R = Read only; WL = Write in LIN mode only; WC = Write in SCI-compatible mode only; -n = value after reset
Table 28-16. SCI Set Interrupt Register (SCISETINT) Field Descriptions
Bit Field Value Description
31 SET BE INT Set bit error interrupt. This bit is effective in LIN mode only. Setting this bit enables the SCI/LIN
module to generate an interrupt when there is a bit error.
0 Read: The interrupt is disabled.
Write: No effect.
1 Read or write: The interrupt is enabled.
30 SET PBE INT Set physical bus error interrupt. This bit is effective in LIN mode only. Setting this bit enables
the SCI/LIN module to generate an interrupt when a physical bus error occurs.
0 Read: The interrupt is disabled.
Write: No effect.
1 Read or write: The interrupt is enabled.
29 SET CE INT Set checksum-error interrupt. This bit is effective in LIN mode only. Setting this bit enables the
SCI/LIN module to generate an interrupt when there is a checksum error.
0 Read: The interrupt is disabled.
Write: No effect.
1 Read or write: The interrupt is enabled.
28 SET ISFE INT Set inconsistent-synch-field-error interrupt. This bit is effective in LIN mode only. Setting this bit
enables the SCI/LIN module to generate an interrupt when there is an inconsistent synch field
error.
0 Read: The interrupt is disabled.
Write: No effect.
1 Read or write: The interrupt is enabled.
27 SET NRE INT Set no-response-error interrupt. This bit is effective in LIN mode only. Setting this bit enables
the SCI/LIN module to generate an interrupt when a no-response error occurs.
0 Read: The interrupt is disabled.
Write: No effect.
1 Read or write: The interrupt is enabled.
1396
Serial Communication Interface (SCI)/Local Interconnect Network (LIN) SPNU562–May 2014
Module
Submit Documentation Feedback
Copyright © 2014, Texas Instruments Incorporated