Datasheet
www.ti.com
DCAN Control Registers
26.17.7 Parity Error Code Register (DCAN PERR)
If a double bit error is detected, the PER flag will be set in the Error and Status Register. This bit is not
reset by the SECDED mechanism; it must be reset by reading the Error and Status Register. In addition to
the PER flag, the SECDED Error Code Register will indicate the memory area where the double bit error
has been detected (message number). After a double bit error has been detected, the register will hold the
last error code until power is removed. object.
Figure 26-26. Parity Error Code Register (DCAN PERR) [offset = 1Ch]
31 16
Reserved
R-0
15 14 11 10 8 7 0
Reserved Word Number Message Number
R-0 R-U R-U
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset; U = Undefined
Table 26-13. Parity Error Code Register (DCAN PERR) Field Descriptions
Bit Field Value Description
31-11 Reserved 0 These bits are always read as 0. Writes have no effect.
10-8 Word Number 0 Word Number is reserved and it will always read as 0.
7-0 Message Number 1h-80h Message object number where double bit error has been detected
26.17.8 ECC Diagnostic Register (DCAN ECCDIAG)
Figure 26-27. ECC Diagnostic Register (DCAN ECCDIAG) [offset = 24h]
31 16
Reserved
R-0
15 4 3 0
Reserved ECCDIAG
R-0 R/WP-Ah
LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset; U = Undefined
Table 26-14. ECC Diagnostic Register (DCAN ECCDIAG) Field Descriptions
Bit Field Value Description
31-4 Reserved 0 These bits are always read as 0. Writes have no effect.
3-0 ECCDIAG SECDED diagnostic mode enable/disable
5h Diagnostic mode is enabled. Single and double bit errors are shown in the ECCDIAG STAT
and the ECC Control and Status register. A double bit error (or single bit error with single bit
error correction disabled) also triggers the parity interrupt flag (PER). Memory mapping of
ECC RAM is enabled
Ah Diagnostic mode is disabled, single and double bit errors are shown only in the ECC Control
and Status register.
All other values Reserved
1191
SPNU562–May 2014 Controller Area Network (DCAN) Module
Submit Documentation Feedback
Copyright © 2014, Texas Instruments Incorporated