Datasheet

www.ti.com
DCAN Control Registers
26.17.3 Error Counter Register (DCAN ERRC)
Figure 26-22. Error Counter Register (DCAN ERRC) [offset = 08h]
31 16
Reserved
R-0
15 14 8 7 0
RP REC TEC
R-0 R-0 R-0
LEGEND: R = Read only; -n = value after reset
Table 26-9. Error Counter Register (DCAN ERRC) Field Descriptions
Bit Field Value Description
31-16 Reserved 0 These bits are always read as 0. Writes have no effect.
15 RP Receive Error Passive
0 The Receive Error Counter is below the error passive level.
1 The Receive Error Counter has reached the error passive level as defined in the CAN
Specification.
14-8 REC 0-FFh Receive Error Counter. Actual state of the Receive Error Counter. (values from 0 to 255).
7-0 TEC 0-FFh Transmit Error Counter. Actual state of the Transmit Error Counter. (values from 0 to 255).
1187
SPNU562May 2014 Controller Area Network (DCAN) Module
Submit Documentation Feedback
Copyright © 2014, Texas Instruments Incorporated