Datasheet

www.ti.com HTU Control Registers
24.4.27 Memory Protection Start Address Register 0 (HTU MP0S)
This register configures the start address of memory protection region 0
Figure 24-40. Memory Protection Start Address Register 0 (HTU MP0S) [offset = 74h]
31 16
STARTADDRESS0
R/WP-0
15 0
STARTADDRESS0
R/WP-0
LEGEND: R/W = Read/Write; R = Read only; WP = Write in privilege mode only; -n = value after reset
Table 24-40. Memory Protection 0 Start address Register (HTU MP0S) Field Descriptions
Bit Field Description
31-0 ISTARTADDRESS0 The start address defines at which main memory address the region begins. A memory protection error
will be triggered, if the HTU accesses an address smaller than STARTADDRESS0 and the MPCS
register is configured accordingly.
24.4.28 Memory Protection End Address Register (HTU MP0E)
Figure 24-41. Memory Protection End Address Register (HTU MP0E) [offset = 78h]
31 16
ENDADDRESS0
R/WP-0
15 0
ENDADDRESS0
R/WP-0
LEGEND: R/W = Read/Write; R = Read only; WP = Write in privilege mode only; -n = value after reset
Table 24-41. Memory Protection End Address Register (HTU MP0E) Field Descriptions
Bit Field Description
31-0 ENDADDRESS0 The end address defines at which address the region ends. A memory protection error will be
triggered, if the HTU accesses an address bigger than ENDADDRESS0 and the register bit MPCS
register is configured accordingly.
1107
SPNU562–May 2014 High-End Timer Transfer Unit (HTU) Module
Submit Documentation Feedback
Copyright © 2014, Texas Instruments Incorporated