Datasheet

1 Buffer
X
5 4 3 2 1
1 2 3 4 5
X
X
15
14
13
12
11
10
9
8
15
15
15
15
15
15
7
6
5
4
3
2
1
TU request (1)
Element Counter
Element Number
t1
t2
Increasing Address
Memory View
5 4 3 2 1
6
7 8 9 10
5 4 3 2 1
11
12 13 14 15
www.ti.com
Module Operation
Figure 24-4. Single Buffer Timing and Memory Representation
Before the application reads the buffer, it has to disable the control packet to avoid that new data
overwrites the buffer while it's being accessed by the application. Regardless of the control packet being
disabled at t1 or t2 the last frame will always be completed, since the trigger request has been received
already. The application can determine any ongoing transfers by the TIPF flag and the NACP bits.
One Shot Buffer Mode: If TMBA or TMBB is set to one shot buffer mode then the data stream will
stop after all elements of buffer A or buffer B have been transferred. This means that the
corresponding DCP will be disabled after the last frame was transferred to/from buffer A or B and
CFTCTA or CFTCTB decrements to zero.
Circular Buffer Mode: If TMBA or TMBB is set to circular buffer mode, then the data stream will
continue back at the start of buffer A or B after all elements of buffer A or B have been transferred.The
example of Timing Example for Circular Buffer Mode assumes IETCOUNT=3 (Initial Element Transfer
Count), IFTCOUNT=3 (Initial Frame Transfer Count, SIZE=0 (Size of Transfer = 32-bit) and ADDFM=0
(Addressing Mode Main Memory = Post Increment). So there are in total 9 32-bit values in the buffer. It
also assumes IFADDRx=10h. "U" means uninitialized.
1069
SPNU562May 2014 High-End Timer Transfer Unit (HTU) Module
Submit Documentation Feedback
Copyright © 2014, Texas Instruments Incorporated