Datasheet

www.ti.com Instruction Set
event The event that triggers the counter.
Table 23-61. Event Encoding Format for ECNT
Int.
event C6 C5 C4 Count Conditions Mode
Available
NAF 0 0 0 NAF flag is Set Angle counter Y
Falling edge on selected
FALL 0 0 1 Event counter Y
pin
Rising edge on selected
RISE 0 1 0 Event counter Y
pin
Rising and Falling edge on
BOTH 0 1 1 Event counter Y
selected pin
ACCUHIGH 1 0 - while pin is high level Pulse accumulation N
ACCULOW 1 1 - while pin is low level Pulse accumulation N
irq ON generates an interrupt when event in counter mode occurs. No
interrupt is generated with OFF.
Default: OFF.
data 25-bit integer value serving as a counter.
Default: 0.
Execution
If (event occurs)
{
If (Register A or B Selected) {
Selected register = Immediate Data Field + 1;
}
If (Register R, S or T Selected)
{
Selected register[31:7] = Immediate Data Field + 1;
Selected register[6:0] = 0;
}
Immediate Data Field = Immediate Data Field + 1;
If (Interrupt Enable == 1) HETFLG[n] = 1; /* n depends on address */
If ([C28:C27] == 01) Generate request on line [P25:P23];
If ([C28:C27] == 11) Generate quiet request on line [P25:P23];
Jump to Conditional Address;
}
else
{
Jump to Next Program Address;
}
Prv bit = Current Logic (Lx) value of selected pin; (Always executed)
The specific interrupt flag that is triggered depends on the address from which the instruction is executed,
see Section 23.2.7.
1031
SPNU562–May 2014 High-End Timer (N2HET) Module
Submit Documentation Feedback
Copyright © 2014, Texas Instruments Incorporated