Datasheet

N2HET Control Registers

www.ti.com

23.4.18 NHET Direction Register (HETDIR)

N2HET1: offset = FFF7 B84Ch; N2HET2: offset = FFF7 B94Ch

Figure 23-52. N2HET Direction Register (HETDIR)

31 16

HETDIR

R/W-0

15 0

HETDIR

R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 23-32. N2HET Direction Register (HETDIR) Field Descriptions

Bit Field Value Description

31-0 HETDIR n Data direction of NHET pins

0 Pin HET[n] is an input (and its output buffer is tristated)

1 Pin HET[n] is an output

NOTE: Table 23-9 shows how the register bits of DIR, PULDIS and PULSEL are affecting the

N2HET pins.

982

High-End Timer (N2HET) Module SPNU562–May 2014

Submit Documentation Feedback