Datasheet

N2HET Control Registers www.ti.com
23.4.10 Interrupt Priority Register (HETPRY)
N2HET1: offset = FFF7 B824h; N2HET2: offset = FFF7 B924h
Figure 23-44. Interrupt Priority Register (HETPRY)
31 16
HETPRY
R/WP-0
15 0
HETPRY
R/WP-0
LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset
Table 23-24. Interrupt Priority Register (HETPRY) Field Descriptions
Bit Field Value Description
31-0 HETPRY HET Interrupt Priority Level bits
Used to select the priority of any of the 32 potential interrupt sources coming from N2HET
instructions.
0 Interrupt priority level 2.
1 Interrupt priority level 1.
23.4.11 Interrupt Flag Register (HETFLG)
N2HET1: offset = FFF7 B828h; N2HET2: offset = FFF7 B928h
Figure 23-45. Interrupt Flag Register (HETFLG)
31 16
HETFLAG
R/WC-0
15 0
HETFLAG
R/WC-0
LEGEND: R/W = Read/Write; R = Read only; C = Clear; -n = value after reset; X = Unknown
Table 23-25. Interrupt Flag Register (HETFLG) Field Descriptions
Bit Field Value Description
31-0 HETFLAG Interrupt Flag Register Bits
Bit x is set when an interrupt condition has occurred on one of the instructions x+0, x+32,
x+64.... The flag position x (in the register) is decoded from the five LSBs of the instruction
address that generated the interrupt. The hardware will set the flag only if the interrupt enable
bit (in the corresponding instruction) is set. The flag will be set even if bit x in the Interrupt
Enable Set Register (HETINTENAS) is not enabled. Enabling bit x in HETINTENAS is required
if an interrupt should be generated.
Clearing the flag can be done by writing a one to the flag. Alternatively reading the
corresponding Offset Index Priority Level 1 Register (HETOFF1) or Offset Index Priority Level 2
Register (HETOFF2) will automatically clear the flag.
0 Read: No N2HET instruction with an interrupt has been reached since the flag was cleared.
Write: No effect.
1 Read: A N2HET instruction with an interrupt has been reached since the flag was cleared.
Write: Clears the bit.
976
High-End Timer (N2HET) Module SPNU562–May 2014
Submit Documentation Feedback
Copyright © 2014, Texas Instruments Incorporated